FR2440031A1 - DATA SYSTEM COMPRISING MULTIPLE UNITS RECEIVING INFORMATION FROM EACH OTHER - Google Patents

DATA SYSTEM COMPRISING MULTIPLE UNITS RECEIVING INFORMATION FROM EACH OTHER

Info

Publication number
FR2440031A1
FR2440031A1 FR7926617A FR7926617A FR2440031A1 FR 2440031 A1 FR2440031 A1 FR 2440031A1 FR 7926617 A FR7926617 A FR 7926617A FR 7926617 A FR7926617 A FR 7926617A FR 2440031 A1 FR2440031 A1 FR 2440031A1
Authority
FR
France
Prior art keywords
data
data system
input address
receiving information
multiple units
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR7926617A
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Christian Rovsing AS
Original Assignee
Christian Rovsing AS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Christian Rovsing AS filed Critical Christian Rovsing AS
Publication of FR2440031A1 publication Critical patent/FR2440031A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)

Abstract

A data system containing a plurality of units which are designed to receive data blocks from a common data bus and to compare identification data from each data block with the identification information contained in each unit. To achieve quicker comparison each unit contains an addressable memory (7) and means (6) for receiving some of the identification data as input address for the memory (7) as well as comparators (9) designed to compare the remaining identification data, which do not serve as input address, with the contents in the memory (7) corresponding to the input address.
FR7926617A 1978-10-27 1979-10-26 DATA SYSTEM COMPRISING MULTIPLE UNITS RECEIVING INFORMATION FROM EACH OTHER Withdrawn FR2440031A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DK479378A DK479378A (en) 1978-10-27 1978-10-27 DATA SYSTEM

Publications (1)

Publication Number Publication Date
FR2440031A1 true FR2440031A1 (en) 1980-05-23

Family

ID=8136715

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7926617A Withdrawn FR2440031A1 (en) 1978-10-27 1979-10-26 DATA SYSTEM COMPRISING MULTIPLE UNITS RECEIVING INFORMATION FROM EACH OTHER

Country Status (3)

Country Link
DK (1) DK479378A (en)
FR (1) FR2440031A1 (en)
WO (1) WO1980000884A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0132069A3 (en) * 1983-06-29 1987-11-11 Westinghouse Electric Corporation Distributed process control system with means and method of automatic data base management of broadcast information
EP0130802B1 (en) * 1983-06-29 1991-10-16 Westinghouse Electric Corporation Distributed process control system with means and method of automatic data base management of broadcast information
EP0228078B1 (en) * 1985-12-27 1992-03-11 Kabushiki Kaisha Toshiba Limited multicast communication method and communication network system realizing the method

Also Published As

Publication number Publication date
DK479378A (en) 1980-04-28
WO1980000884A1 (en) 1980-05-01

Similar Documents

Publication Publication Date Title
KR880011721A (en) Cryptographic System and Its Processing Method
AT375514B (en) SYSTEM FOR PROCESSING INFORMATION
KR840000852A (en) 2D address device
CH549244A (en) DATA PROCESSING SYSTEM FOR PROCESSING DATA BLOCKS WITH HIERARCHICALLY NESTED ADDRESSES.
FI874481A (en) Process for making cards, in particular memory cards
FR2617621B1 (en) TRANSPOSITION MEMORY FOR DATA PROCESSING CIRCUIT
CH549836A (en) PROCEDURE FOR PRIORITY-CONTROLLED SELECTION OF ONE OF SEVERAL FUNCTIONAL UNITS FOR CONNECTION TO A DEVICE IN DATA PROCESSING SYSTEMS ASSIGNED TO THEM TOGETHER.
FR2440031A1 (en) DATA SYSTEM COMPRISING MULTIPLE UNITS RECEIVING INFORMATION FROM EACH OTHER
FR2522423B1 (en) DATA PROCESSING UNIT
DE3381420D1 (en) BLOCK COUNTER SYSTEM FOR MONITORING DATA TRANSFER.
ATE24977T1 (en) MICROCOMPUTER SYSTEM FOR RAPID LOCATION OF NUMBER PLATE BLOCKS.
DE3376696D1 (en) Circuit arrangement for disc memory addressing in a data processing system, particularly a telegraphy and data switching system
CH550437A (en) DATA PROCESSING SYSTEM WITH VIRTUAL ADDRESSING.
JPS52144929A (en) Multiplex virtual space processing data processing system
NL172007B (en) INTEGRATED CHIPS SORTED INFORMATION PROCESSING SYSTEM.
CA1270338C (en) Data processing system for processing units having different throughputs
DE59307223D1 (en) ARRANGEMENT FOR ADDRESSING PERIPHERAL UNITS
ES483241A1 (en) Information extractor for the selective visualization of data stored in a monitoring memory
JPS6426935A (en) Data processor
BE800224A (en) LOAD DISTRIBUTION SYSTEM AMONG SEVERAL DATA PROCESSING UNITS,
CA814073A (en) System for reading information from intermixed binary and decimal cards
JPS5495128A (en) Memory control system
DE3851210D1 (en) Data bus control of ROM units in an information processing arrangement.
JPS5798059A (en) Information processing device
CH499940A (en) Arrangement for the central storage of information in centrally controlled switching systems, in particular telephone switching systems

Legal Events

Date Code Title Description
ST Notification of lapse