FR2419561A1 - Procede et dispositif de commande d'acces a une antememoire d'un systeme de traitement de donnees - Google Patents

Procede et dispositif de commande d'acces a une antememoire d'un systeme de traitement de donnees

Info

Publication number
FR2419561A1
FR2419561A1 FR7902410A FR7902410A FR2419561A1 FR 2419561 A1 FR2419561 A1 FR 2419561A1 FR 7902410 A FR7902410 A FR 7902410A FR 7902410 A FR7902410 A FR 7902410A FR 2419561 A1 FR2419561 A1 FR 2419561A1
Authority
FR
France
Prior art keywords
memory
data processing
processing system
controlling access
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7902410A
Other languages
English (en)
French (fr)
Other versions
FR2419561B1 (OSRAM
Inventor
G Hogan
Carleton E Werve
Edward Cc Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2419561A1 publication Critical patent/FR2419561A1/fr
Application granted granted Critical
Publication of FR2419561B1 publication Critical patent/FR2419561B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
FR7902410A 1978-03-07 1979-01-25 Procede et dispositif de commande d'acces a une antememoire d'un systeme de traitement de donnees Granted FR2419561A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/884,301 US4169284A (en) 1978-03-07 1978-03-07 Cache control for concurrent access

Publications (2)

Publication Number Publication Date
FR2419561A1 true FR2419561A1 (fr) 1979-10-05
FR2419561B1 FR2419561B1 (OSRAM) 1984-09-28

Family

ID=25384348

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7902410A Granted FR2419561A1 (fr) 1978-03-07 1979-01-25 Procede et dispositif de commande d'acces a une antememoire d'un systeme de traitement de donnees

Country Status (6)

Country Link
US (1) US4169284A (OSRAM)
JP (1) JPS54118739A (OSRAM)
DE (1) DE2907799A1 (OSRAM)
FR (1) FR2419561A1 (OSRAM)
GB (1) GB2015216B (OSRAM)
IT (1) IT1164985B (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3200042A1 (de) * 1981-01-07 1982-08-19 Wang Laboratories, Inc., Lowell, Mass. Datenverarbeitungsanlage mit cache-speicher

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4425616A (en) 1979-11-06 1984-01-10 Frederick Electronic Corporation High-speed time share processor
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
US4493033A (en) * 1980-04-25 1985-01-08 Data General Corporation Dual port cache with interleaved read accesses during alternate half-cycles and simultaneous writing
JPS56169281A (en) 1980-06-02 1981-12-25 Hitachi Ltd Data processor
US4381541A (en) * 1980-08-28 1983-04-26 Sperry Corporation Buffer memory referencing system for two data words
JPS5764383A (en) * 1980-10-03 1982-04-19 Toshiba Corp Address converting method and its device
JPS57105879A (en) * 1980-12-23 1982-07-01 Hitachi Ltd Control system for storage device
US4426682A (en) 1981-05-22 1984-01-17 Harris Corporation Fast cache flush mechanism
US4525777A (en) * 1981-08-03 1985-06-25 Honeywell Information Systems Inc. Split-cycle cache system with SCU controlled cache clearing during cache store access period
US4486856A (en) * 1982-05-10 1984-12-04 Teletype Corporation Cache memory and control circuit
US4628489A (en) * 1983-10-03 1986-12-09 Honeywell Information Systems Inc. Dual address RAM
US4755928A (en) * 1984-03-05 1988-07-05 Storage Technology Corporation Outboard back-up and recovery system with transfer of randomly accessible data sets between cache and host and cache and tape simultaneously
US4646233A (en) * 1984-06-20 1987-02-24 Weatherford James R Physical cache unit for computer
US4942518A (en) * 1984-06-20 1990-07-17 Convex Computer Corporation Cache store bypass for computer
US4695943A (en) * 1984-09-27 1987-09-22 Honeywell Information Systems Inc. Multiprocessor shared pipeline cache memory with split cycle and concurrent utilization
US4827401A (en) * 1984-10-24 1989-05-02 International Business Machines Corporation Method and apparatus for synchronizing clocks prior to the execution of a flush operation
EP0189944B1 (en) * 1985-02-01 1993-05-12 Nec Corporation Cache memory circuit capable of processing a read request during transfer of a data block
US4794521A (en) * 1985-07-22 1988-12-27 Alliant Computer Systems Corporation Digital computer with cache capable of concurrently handling multiple accesses from parallel processors
US4783736A (en) * 1985-07-22 1988-11-08 Alliant Computer Systems Corporation Digital computer with multisection cache
DE3537115A1 (de) * 1985-10-18 1987-05-27 Standard Elektrik Lorenz Ag Verfahren zum betreiben einer einrichtung mit zwei voneinander unabhaengigen befehlseingabestellen und nach diesem verfahren arbeitende einrichtung
US5001665A (en) * 1986-06-26 1991-03-19 Motorola, Inc. Addressing technique for providing read, modify and write operations in a single data processing cycle with serpentine configured RAMs
US4802125A (en) * 1986-11-21 1989-01-31 Nec Corporation Memory access control apparatus
US4953077A (en) * 1987-05-15 1990-08-28 International Business Machines Corporation Accelerated data transfer mechanism using modified clock cycle
US4928225A (en) * 1988-08-25 1990-05-22 Edgcore Technology, Inc. Coherent cache structures and methods
JPH02224043A (ja) * 1988-11-15 1990-09-06 Nec Corp キャッシュメモリ
US5454093A (en) * 1991-02-25 1995-09-26 International Business Machines Corporation Buffer bypass for quick data access
JP3920931B2 (ja) * 1992-04-17 2007-05-30 サン・マイクロシステムズ・インコーポレイテッド キャッシュされたデータを読出しおよび書込む方法ならびにデータをキャッシングする装置
JPH0756815A (ja) * 1993-07-28 1995-03-03 Internatl Business Mach Corp <Ibm> キャッシュ動作方法及びキャッシュ
US5535360A (en) * 1994-08-31 1996-07-09 Vlsi Technology, Inc. Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor
JPH08314794A (ja) * 1995-02-28 1996-11-29 Matsushita Electric Ind Co Ltd 安定記憶装置へのアクセス待ち時間を短縮するための方法およびシステム
US6262936B1 (en) 1998-03-13 2001-07-17 Cypress Semiconductor Corp. Random access memory having independent read port and write port and process for writing to and reading from the same
US6262937B1 (en) 1998-03-13 2001-07-17 Cypress Semiconductor Corp. Synchronous random access memory having a read/write address bus and process for writing to and reading from the same
US6069839A (en) 1998-03-20 2000-05-30 Cypress Semiconductor Corp. Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method
US6789168B2 (en) * 2001-07-13 2004-09-07 Micron Technology, Inc. Embedded DRAM cache

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3670307A (en) * 1969-12-23 1972-06-13 Ibm Interstorage transfer mechanism
US4016541A (en) * 1972-10-10 1977-04-05 Digital Equipment Corporation Memory unit for connection to central processor unit and interconnecting bus
US3858183A (en) * 1972-10-30 1974-12-31 Amdahl Corp Data processing system and method therefor
FR2355333A1 (fr) * 1976-06-18 1978-01-13 Thomson Csf Dispositif d'adressage d'une memoire de microprogrammation et unite de traitement de donnees comportant un tel dispositif
US4080652A (en) * 1977-02-17 1978-03-21 Xerox Corporation Data processing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3200042A1 (de) * 1981-01-07 1982-08-19 Wang Laboratories, Inc., Lowell, Mass. Datenverarbeitungsanlage mit cache-speicher

Also Published As

Publication number Publication date
JPS5727546B2 (OSRAM) 1982-06-11
US4169284A (en) 1979-09-25
GB2015216B (en) 1982-03-31
GB2015216A (en) 1979-09-05
JPS54118739A (en) 1979-09-14
IT7920569A0 (it) 1979-02-27
IT1164985B (it) 1987-04-22
DE2907799A1 (de) 1979-09-13
FR2419561B1 (OSRAM) 1984-09-28

Similar Documents

Publication Publication Date Title
FR2419561A1 (fr) Procede et dispositif de commande d&#39;acces a une antememoire d&#39;un systeme de traitement de donnees
US4070706A (en) Parallel requestor priority determination and requestor address matching in a cache memory system
US4918587A (en) Prefetch circuit for a computer memory subject to consecutive addressing
EP0072179A2 (en) Clearing invalid addresses in cache memory
FR2406853A1 (fr) Systeme de traitement de donnees a commande repartie
FR2410335A1 (fr) Dispositif d&#39;acces aux antememoires d&#39;un systeme de traitement de donnees
FR2599517B1 (fr) Procede et dispositif de traitement de donnees sismographiques par correlation
BE806695A (fr) Procede et dispositif de traitement de donnees
FR2408175B1 (fr) Appareil de traitement de donnees comprenant une memoire pour micro-instructions
FR2423002A1 (fr) Systeme de traitement de donnees a plusieurs processeurs asynchrones
FR2400729A1 (fr) Dispositif pour la transformation d&#39;adresses virtuelles en adresses physiques dans un systeme de traitement de donnees
FR2349888A1 (fr) Dispositif d&#39;extension de la capacite de la memoire d&#39;un systeme de traitement de donnees
FR2433792A1 (fr) Dispositif universel d&#39;echange d&#39;informations entre les memoires d&#39;ordinateur et les dispositifs de traitement qui le compose
BE798828A (fr) Procede et dispositif de commande d&#39;un processus de traitement par electro-erosion pour une exploitation optimum
EP0403122A3 (en) Processor controlled image overlay
FR2397015A1 (fr) Dispositif et procede de transmission de demandes d&#39;acces en memoire dans un systeme de traitement de donnees
ES518824A0 (es) Un dispositivo de control de busqueda en un procesador de un sistema de tratamiento de datos.
FR2421421B1 (fr) Procede et appareillage pour le traitement de donnees, plus particulierement de signaux acoustiques numeriques
FR2388344A1 (fr) Procede et dispositif de calcul d&#39;adresse d&#39;enchainement des micro-instructions a executer dans une memoire de commande d&#39;un systeme informatique
FR2522825B1 (fr) Appareil et procede de filtrage de donnees retrospectives pour un systeme de detection de cibles
CA2007167A1 (en) Apparatus and method for increased operand availability in a data processing unit with a store through cache memory unit strategy
FR2353900A1 (fr) Procede et dispositif de chainage de zones de memoire dans un systeme de traitement de donnees
FR2384300A1 (fr) Procede et dispositif pour l&#39;acceleration du calcul de l&#39;adresse d&#39;une microinstruction dans un systeme de traitement de donnees
FR2357006A1 (fr) Systeme de traitement de donnees
CH552850A (fr) Procede et appareil permettant d&#39;obtenir a chaque instant la moyenne du nombre de signaux recus d&#39;une source bidirectionnelle.

Legal Events

Date Code Title Description
ST Notification of lapse