FR2402970A1 - Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory - Google Patents

Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory

Info

Publication number
FR2402970A1
FR2402970A1 FR7727626A FR7727626A FR2402970A1 FR 2402970 A1 FR2402970 A1 FR 2402970A1 FR 7727626 A FR7727626 A FR 7727626A FR 7727626 A FR7727626 A FR 7727626A FR 2402970 A1 FR2402970 A1 FR 2402970A1
Authority
FR
France
Prior art keywords
flops
flip
digital signal
sequence generator
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
FR7727626A
Other languages
French (fr)
Inventor
Francois Nectoux
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Le Materiel Telephonique Thomson CSF
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Le Materiel Telephonique Thomson CSF filed Critical Le Materiel Telephonique Thomson CSF
Priority to FR7727626A priority Critical patent/FR2402970A1/en
Publication of FR2402970A1 publication Critical patent/FR2402970A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The digital signal generator provides a series of numbers binary coded in the base B, where B = 2n. The series includes each number of the series B times, and each time a number appears it is preceded and followed by a different number. The series is generated by an assembly of n cells, each cell containing a pair of JK flipflops mounted in cascade. The input K, of the first is connected to the output of the second, and the input J of the first receives a signal derived from the outputs of the two flipflops. The output of the assembly is raised to the level of the output of one of the flipflops.
FR7727626A 1977-09-13 1977-09-13 Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory Withdrawn FR2402970A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7727626A FR2402970A1 (en) 1977-09-13 1977-09-13 Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7727626A FR2402970A1 (en) 1977-09-13 1977-09-13 Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory

Publications (1)

Publication Number Publication Date
FR2402970A1 true FR2402970A1 (en) 1979-04-06

Family

ID=9195333

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7727626A Withdrawn FR2402970A1 (en) 1977-09-13 1977-09-13 Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory

Country Status (1)

Country Link
FR (1) FR2402970A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0307549A2 (en) * 1987-08-14 1989-03-22 International Business Machines Corporation Memory test pattern generator

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0307549A2 (en) * 1987-08-14 1989-03-22 International Business Machines Corporation Memory test pattern generator
EP0307549A3 (en) * 1987-08-14 1990-08-22 International Business Machines Corporation Memory test pattern generator

Similar Documents

Publication Publication Date Title
ES436801A1 (en) Precision current-source arrangement
ES419125A1 (en) Pushbutton-controlled call-number selector for dial-equipped telephone
GB1433586A (en) Two of eight tone encoder
ES435303A1 (en) Analog-to-digital converter
FR2402970A1 (en) Digital signal sequence generator - uses JK flip=flops to produce binary signal controlling live memory
GB1325193A (en) Signal generators
JPS5227979A (en) Signal transmitter device
SU570026A1 (en) Device for measuring time intervals
SU547811A1 (en) Device for transmitting information
JPS5412250A (en) Synchronizing circuit for artificial random noise sequence
SU663122A1 (en) Device for distortion of start-stop text
SU894706A1 (en) Generator of uniformly distributed random values
SU692065A1 (en) Digital pulse recurrence frequency multiplier
SU801282A2 (en) Device for simulating errors in binary communication channel
JPS54132145A (en) False random code generator
FR2331205A1 (en) Parallel cascade A:D converter system - generates series data word representing applied analogue signal and uses nonlinear transfer function
ES464843A1 (en) Series-to-parallel data conversion in digital system - uses MOS integrated circuit which includes time division multiplexer
SU771709A1 (en) Device for processing acoustic signals
JPS56131286A (en) Digital multifrequency signal receiver
JPS52126147A (en) Arbitrary function generator
JPS53115145A (en) Automatic shift code insertion circuit
JPS5410608A (en) Semi-ternary code word synchronous circiut
JPS52140260A (en) Code converter
GB1386212A (en) Integrated circuit for push button pulse dialing
Poliak The repetition probability of a combination of pulses in a multilevel signal

Legal Events

Date Code Title Description
ST Notification of lapse