FR2344894A1 - Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder - Google Patents

Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder

Info

Publication number
FR2344894A1
FR2344894A1 FR7608617A FR7608617A FR2344894A1 FR 2344894 A1 FR2344894 A1 FR 2344894A1 FR 7608617 A FR7608617 A FR 7608617A FR 7608617 A FR7608617 A FR 7608617A FR 2344894 A1 FR2344894 A1 FR 2344894A1
Authority
FR
France
Prior art keywords
multiplexer
series
character
connection system
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7608617A
Other languages
French (fr)
Other versions
FR2344894B1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to FR7608617A priority Critical patent/FR2344894A1/en
Publication of FR2344894A1 publication Critical patent/FR2344894A1/en
Application granted granted Critical
Publication of FR2344894B1 publication Critical patent/FR2344894B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The multichannel automatic connection system permits the connection of several computer terminals to the same input of a computer. The system has a series parallel converter which directs data to a multiplexer and a character decoder which ensures memorising of data. A sweep circuit analyses by a cyclic sweep the elements of the memorised character. The circuit then locks the data onto a valid data transfer channel. The sweep circuit is connected to a demultiplexer and a character generator which is connected to a parallel series converter by the demultiplexer. The parallel series converter receives a time base signal generated by a quartz-timer. A parity controller permits emission by the character generator up to a primary function and to a parallel series converter.
FR7608617A 1976-03-19 1976-03-19 Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder Granted FR2344894A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7608617A FR2344894A1 (en) 1976-03-19 1976-03-19 Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7608617A FR2344894A1 (en) 1976-03-19 1976-03-19 Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder

Publications (2)

Publication Number Publication Date
FR2344894A1 true FR2344894A1 (en) 1977-10-14
FR2344894B1 FR2344894B1 (en) 1978-08-25

Family

ID=9170925

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7608617A Granted FR2344894A1 (en) 1976-03-19 1976-03-19 Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder

Country Status (1)

Country Link
FR (1) FR2344894A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0145319A2 (en) * 1983-11-14 1985-06-19 Tandem Computers Incorporated Input/output multiplexer-demultiplexer communications channel

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0145319A2 (en) * 1983-11-14 1985-06-19 Tandem Computers Incorporated Input/output multiplexer-demultiplexer communications channel
EP0145319A3 (en) * 1983-11-14 1986-12-30 Tandem Computers Incorporated Input/output multiplexer-demultiplexer communications channel

Also Published As

Publication number Publication date
FR2344894B1 (en) 1978-08-25

Similar Documents

Publication Publication Date Title
IT7825068A0 (en) CONTROL CIRCUIT FOR AN ELECTRICAL DEVICE.
JPS5391640A (en) Computer output data process intensifying system
AU516149B2 (en) Input signal recognition circuit
FR2344894A1 (en) Multichannel automatic computer interface connection system - has series-parallel converter which directs data to multiplexer and character decoder
DE3160825D1 (en) Method and device for digital frequency selection
IT1064285B (en) REFERENCE SIGNAL GENERATOR CIRCUIT, ESPECIALLY FOR ELECTRONIC CONTROL SYSTEMS
IT8323940A0 (en) MEASURED LOCATED ON AN ENDothermic PROCESS AND ARRANGEMENT ENGINE. CIRCUIT TO EVALUATE OUTPUT SIGNALS OF A VALUE DETECTOR
BE837251A (en) LOGIC CONTROL CIRCUIT INCLUDING AN OUTPUT PROTECTION DEVICE
JPS5361237A (en) Multiplexed system for electric charge
JPS5286023A (en) Input device
JPS5317234A (en) Plural data input output device
GB2004136B (en) Semiconductor circuit having a series-connected reactor
JPS5336107A (en) Group polling circuit connection system
JPS53148246A (en) Remote-processing input-output system
JPS524108A (en) Time division multiplex signal transmission system
JPS5224517A (en) Channel processor
JPS5387214A (en) Electronic musical instrument
JPS5234181A (en) Input signal switching method of multiplex system
JPS5336426A (en) Photoelectric converter device
JPS5313818A (en) Signal transmission system
JPS5343406A (en) Remote operation signal generator with plural buttons
JPS53143144A (en) Test unit for logical function
JPS5264237A (en) Noise eraser unit for electric charge transfer element
FR2346775A1 (en) Data processor with priority control - has data input circuit supplying priority interrupt signals to memory
IT7828800A0 (en) PILOT CIRCUIT FOR TONE GENERATORS.

Legal Events

Date Code Title Description
ST Notification of lapse