FR2331209A1 - Structure d'un decodeur modifiable pour un reseau logique - Google Patents
Structure d'un decodeur modifiable pour un reseau logiqueInfo
- Publication number
- FR2331209A1 FR2331209A1 FR7629484A FR7629484A FR2331209A1 FR 2331209 A1 FR2331209 A1 FR 2331209A1 FR 7629484 A FR7629484 A FR 7629484A FR 7629484 A FR7629484 A FR 7629484A FR 2331209 A1 FR2331209 A1 FR 2331209A1
- Authority
- FR
- France
- Prior art keywords
- modifiable
- decoder
- logic network
- logic
- network
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/001—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Logic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/629,259 US4029970A (en) | 1975-11-06 | 1975-11-06 | Changeable decoder structure for a folded logic array |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2331209A1 true FR2331209A1 (fr) | 1977-06-03 |
FR2331209B1 FR2331209B1 (fr) | 1979-06-22 |
Family
ID=24522244
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7629484A Granted FR2331209A1 (fr) | 1975-11-06 | 1976-09-22 | Structure d'un decodeur modifiable pour un reseau logique |
Country Status (3)
Country | Link |
---|---|
US (1) | US4029970A (fr) |
JP (1) | JPS5258435A (fr) |
FR (1) | FR2331209A1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4967107A (en) * | 1989-05-12 | 1990-10-30 | Plus Logic, Inc. | Programmable logic expander |
US8438522B1 (en) | 2008-09-24 | 2013-05-07 | Iowa State University Research Foundation, Inc. | Logic element architecture for generic logic chains in programmable devices |
US8661394B1 (en) | 2008-09-24 | 2014-02-25 | Iowa State University Research Foundation, Inc. | Depth-optimal mapping of logic chains in reconfigurable fabrics |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2166231A1 (fr) * | 1971-12-30 | 1973-08-10 | Ibm | |
FR2296967A1 (fr) * | 1974-12-30 | 1976-07-30 | Ibm | Reseau logique de grande densite |
FR2296968A1 (fr) * | 1974-12-30 | 1976-07-30 | Ibm | Reseaux de circuits logiques |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3816725A (en) * | 1972-04-28 | 1974-06-11 | Gen Electric | Multiple level associative logic circuits |
US3829846A (en) * | 1972-11-15 | 1974-08-13 | Honeywell Inc | Multi-function logic module employing read-only associative memory arrays |
JPS5224002B2 (fr) * | 1973-06-29 | 1977-06-28 | ||
US3849638A (en) * | 1973-07-18 | 1974-11-19 | Gen Electric | Segmented associative logic circuits |
US3936812A (en) * | 1974-12-30 | 1976-02-03 | Ibm Corporation | Segmented parallel rail paths for input/output signals |
-
1975
- 1975-11-06 US US05/629,259 patent/US4029970A/en not_active Expired - Lifetime
-
1976
- 1976-09-22 FR FR7629484A patent/FR2331209A1/fr active Granted
- 1976-10-22 JP JP51126354A patent/JPS5258435A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2166231A1 (fr) * | 1971-12-30 | 1973-08-10 | Ibm | |
FR2296967A1 (fr) * | 1974-12-30 | 1976-07-30 | Ibm | Reseau logique de grande densite |
FR2296968A1 (fr) * | 1974-12-30 | 1976-07-30 | Ibm | Reseaux de circuits logiques |
Also Published As
Publication number | Publication date |
---|---|
US4029970A (en) | 1977-06-14 |
JPS5258435A (en) | 1977-05-13 |
FR2331209B1 (fr) | 1979-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2291872A1 (fr) | Dispositif pour l'obtention d'effets esthetiques | |
FR2309188A1 (fr) | Vase de toilette pour enfants | |
BE844344A (fr) | Procede de cyclisation pour la formation d'un noyau cepheme | |
FR2319726A1 (fr) | Dispositif de filage pour la fabrication d'un produit a autotorsion | |
FR2322826A1 (fr) | Dispositif pour la production d'ozone | |
PT65782B (fr) | Procede pour la preparation d'une composition detergent | |
FR2306600A7 (fr) | Dispositif pour l'application d'agents de preparation sur un groupe de filaments | |
FR2277388A1 (fr) | Machine d'apprentissage pour claviers | |
BE844791A (nl) | Systeme d'entrainement fluidique synchronise pour un vehicule | |
FR2317796A1 (fr) | Coiffe pour le rotor d'une turbogeneratrice | |
FR2303917A1 (fr) | Passerelle-escalier pour l'accostage d'embarcations | |
FR2331209A1 (fr) | Structure d'un decodeur modifiable pour un reseau logique | |
FR2301314A1 (fr) | Flan pour un fourr | |
BE816805A (fr) | Dispositif pour le controle d'un train numerique multiplex | |
BE851339A (fr) | Moule pour injection | |
FR2307328A1 (fr) | Circuit pour l'obtention d'un effet choral | |
FR2305777A1 (fr) | Circuit d'attaque pour transistors | |
BE842830A (fr) | Douille d'arret pour broches de teinturerie | |
FR2314161A1 (fr) | Compositions pour boutons d'allumette | |
BE748511A (fr) | Nouvelles compositions photoconductrices pour l'electrophotographie | |
BE874919A (fr) | Chapeaux d'obturation resistant aux enfants pour distributeurs pulverisateurs | |
FR2310204A1 (fr) | Utilisation d'un melangeur tournant a cylindre central pour la plastification | |
BE840561A (fr) | Nouveau dispositif d'appui pour tirants | |
FR2312611A1 (fr) | Structure prefabriquee pour la construction d'un immeuble | |
BE852286A (fr) | Additifs pour l'electrodeposition |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |