FR2301964B1 - - Google Patents

Info

Publication number
FR2301964B1
FR2301964B1 FR7505428A FR7505428A FR2301964B1 FR 2301964 B1 FR2301964 B1 FR 2301964B1 FR 7505428 A FR7505428 A FR 7505428A FR 7505428 A FR7505428 A FR 7505428A FR 2301964 B1 FR2301964 B1 FR 2301964B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7505428A
Other languages
French (fr)
Other versions
FR2301964A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Societe Anonyme de Telecommunications SAT
Original Assignee
Societe Anonyme de Telecommunications SAT
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Societe Anonyme de Telecommunications SAT filed Critical Societe Anonyme de Telecommunications SAT
Priority to FR7505428A priority Critical patent/FR2301964A1/fr
Publication of FR2301964A1 publication Critical patent/FR2301964A1/fr
Application granted granted Critical
Publication of FR2301964B1 publication Critical patent/FR2301964B1/fr
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G04HOROLOGY
    • G04GELECTRONIC TIME-PIECES
    • G04G7/00Synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
FR7505428A 1975-02-21 1975-02-21 Horloge numerique synchronisee Granted FR2301964A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7505428A FR2301964A1 (fr) 1975-02-21 1975-02-21 Horloge numerique synchronisee

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7505428A FR2301964A1 (fr) 1975-02-21 1975-02-21 Horloge numerique synchronisee

Publications (2)

Publication Number Publication Date
FR2301964A1 FR2301964A1 (fr) 1976-09-17
FR2301964B1 true FR2301964B1 (cg-RX-API-DMAC10.html) 1978-02-03

Family

ID=9151535

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7505428A Granted FR2301964A1 (fr) 1975-02-21 1975-02-21 Horloge numerique synchronisee

Country Status (1)

Country Link
FR (1) FR2301964A1 (cg-RX-API-DMAC10.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4057768A (en) * 1976-11-11 1977-11-08 International Business Machines Corporation Variable increment phase locked loop circuit
FR2458181A1 (fr) * 1979-06-01 1980-12-26 Thomson Csf Dispositif de synchronisation d'un signal d'horloge et systemes de transmission de donnees synchrones comportant un tel dispositif
JPS5854724A (ja) * 1981-09-28 1983-03-31 Horiba Ltd 自動位相校正方法及び装置
US4565454A (en) * 1982-10-07 1986-01-21 Walters Richard J Time display system
FR2586877B1 (fr) * 1985-08-27 1993-05-14 Petit Jean P Dispositif egaliseur adaptatif pour installation de transmission de donnees numeriques.

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3364439A (en) * 1966-10-07 1968-01-16 Tele Signal Corp Frequency corrected digital clock with memory in phase control loop
US3562661A (en) * 1969-01-15 1971-02-09 Ibm Digital automatic phase and frequency control system

Also Published As

Publication number Publication date
FR2301964A1 (fr) 1976-09-17

Similar Documents

Publication Publication Date Title
FR2299981B1 (cg-RX-API-DMAC10.html)
FR2301964B1 (cg-RX-API-DMAC10.html)
JPS51109691A (cg-RX-API-DMAC10.html)
JPS5222472U (cg-RX-API-DMAC10.html)
JPS5138353Y1 (cg-RX-API-DMAC10.html)
FI50610B (cg-RX-API-DMAC10.html)
JPS5349127Y2 (cg-RX-API-DMAC10.html)
JPS5193889U (cg-RX-API-DMAC10.html)
JPS5258895U (cg-RX-API-DMAC10.html)
JPS51147270U (cg-RX-API-DMAC10.html)
JPS51113371U (cg-RX-API-DMAC10.html)
JPS51100995A (cg-RX-API-DMAC10.html)
JPS51133584U (cg-RX-API-DMAC10.html)
CH594173A5 (cg-RX-API-DMAC10.html)
CH612119A5 (cg-RX-API-DMAC10.html)
CH596947A5 (cg-RX-API-DMAC10.html)
CH598152A5 (cg-RX-API-DMAC10.html)
CH598855A5 (cg-RX-API-DMAC10.html)
CH596663A5 (cg-RX-API-DMAC10.html)
BG22914A1 (cg-RX-API-DMAC10.html)
CH595001A5 (cg-RX-API-DMAC10.html)
CH594388A5 (cg-RX-API-DMAC10.html)
CH594184A5 (cg-RX-API-DMAC10.html)
CH600483A5 (cg-RX-API-DMAC10.html)
CH593101A5 (cg-RX-API-DMAC10.html)

Legal Events

Date Code Title Description
ST Notification of lapse