Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Czech Academy of Sciences CAS
Original Assignee
Czech Academy of Sciences CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Czech Academy of Sciences CASfiledCriticalCzech Academy of Sciences CAS
Priority to FR925433ApriorityCriticalpatent/FR1348203A/en
Application grantedgrantedCritical
Publication of FR1348203ApublicationCriticalpatent/FR1348203A/en
H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
H03K19/16—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using saturable magnetic devices
Landscapes
Physics & Mathematics
(AREA)
Engineering & Computer Science
(AREA)
Computer Hardware Design
(AREA)
Computing Systems
(AREA)
General Engineering & Computer Science
(AREA)
Mathematical Physics
(AREA)
FR925433A1963-02-201963-02-20
Method and installation for synchronizing signals for synchronous logic elements
ExpiredFR1348203A
(en)