ES305308A1 - Data handling system. (Machine-translation by Google Translate, not legally binding) - Google Patents
Data handling system. (Machine-translation by Google Translate, not legally binding)Info
- Publication number
- ES305308A1 ES305308A1 ES0305308A ES305308A ES305308A1 ES 305308 A1 ES305308 A1 ES 305308A1 ES 0305308 A ES0305308 A ES 0305308A ES 305308 A ES305308 A ES 305308A ES 305308 A1 ES305308 A1 ES 305308A1
- Authority
- ES
- Spain
- Prior art keywords
- line
- control device
- input terminals
- translation
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Machine Translation (AREA)
Abstract
Data manipulation system composed of an operating device consisting of a memorizing device containing sequences of program order words and data, a control device for executing the sequences of order words of the program, transmission circuits interconnecting the memorizing device and the control device, an input system, and an output system, characterized in that the control device is composed of a plurality of registration circuits, a first line (9UB) connected to the output terminals of the registration circuits , a second line (9MB) connected to the input terminals of the registration circuits, and a circuit installation (9M &C) interposed between the first and the second line, connecting the first line to the first set of input terminals of the installation circuit, the second line to the output terminals of the circuit installation, and an au data source n second set of input terminals, and because the control device is sensitive to the execution of the program order words obtained from the memorizing device, selectively generating any of the various control signals, and the circuit installation selectively generates in the output terminals an output word according to the information appearing in the first and second sets of input terminals and the selectively generated control signals. (Machine-translation by Google Translate, not legally binding)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES0305308A ES305308A1 (en) | 1964-10-15 | 1964-10-15 | Data handling system. (Machine-translation by Google Translate, not legally binding) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES0305308A ES305308A1 (en) | 1964-10-15 | 1964-10-15 | Data handling system. (Machine-translation by Google Translate, not legally binding) |
Publications (1)
Publication Number | Publication Date |
---|---|
ES305308A1 true ES305308A1 (en) | 1965-04-16 |
Family
ID=34499162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES0305308A Expired ES305308A1 (en) | 1964-10-15 | 1964-10-15 | Data handling system. (Machine-translation by Google Translate, not legally binding) |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES305308A1 (en) |
-
1964
- 1964-10-15 ES ES0305308A patent/ES305308A1/en not_active Expired
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES453378A1 (en) | Information processing system | |
KR890008677A (en) | Digital Multiplier Circuits and Digital Multiplier-Accumulator Circuits | |
GB1048427A (en) | A data processor input-output control system | |
GB737863A (en) | Improvements in or relating to electronic digital computing machines | |
AT342896B (en) | CIRCUIT ARRANGEMENT FOR DATA TRANSFER SYSTEMS, FOR SUPPRESSION OF IMPULSE SIGNALS IN AN INPUT SIGNAL SEQUENCE | |
GB921885A (en) | Data processing system | |
ES389031A1 (en) | Input and output circuitry | |
GB1170587A (en) | Data Processing System | |
JPS5937639U (en) | industrial processing equipment | |
ES307886A1 (en) | A provision of logical circuit of type of coincidence or y. (Machine-translation by Google Translate, not legally binding) | |
ES305308A1 (en) | Data handling system. (Machine-translation by Google Translate, not legally binding) | |
ES259305A1 (en) | Self-clocking system for binary data signal | |
ES423903A1 (en) | Electronic sequence control system | |
ES223614A1 (en) | Coding methods and apparatus | |
ES321002A1 (en) | A disposition of numeric circuits by digits to execute arithmetic operations. (Machine-translation by Google Translate, not legally binding) | |
GB1125332A (en) | Data handling system | |
GB1029880A (en) | Data exchanger | |
DK113785B (en) | System for transmitting data signals by means of a single sideband and partially suppressed carrier. | |
ES332173A1 (en) | Retardator circuit. (Machine-translation by Google Translate, not legally binding) | |
GB1003642A (en) | Computer memory system | |
JPS5739465A (en) | Multisystem computer device | |
ES309787A1 (en) | Computer circuit. (Machine-translation by Google Translate, not legally binding) | |
JPS5539935A (en) | Paper tape reading device | |
ES305309A1 (en) | Data handling system with operating device. (Machine-translation by Google Translate, not legally binding) | |
SU964642A1 (en) | Priority device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 19850221 |