ES3016857T3 - Method of selecting a prover - Google Patents

Method of selecting a prover Download PDF

Info

Publication number
ES3016857T3
ES3016857T3 ES18202161T ES18202161T ES3016857T3 ES 3016857 T3 ES3016857 T3 ES 3016857T3 ES 18202161 T ES18202161 T ES 18202161T ES 18202161 T ES18202161 T ES 18202161T ES 3016857 T3 ES3016857 T3 ES 3016857T3
Authority
ES
Spain
Prior art keywords
testers
property
design
module
checker
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
ES18202161T
Other languages
English (en)
Spanish (es)
Inventor
Monica Rafaila
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mentor Graphics Deutschland GmbH
Original Assignee
Siemens Electronic Design Automation GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from LU100491A external-priority patent/LU100491B1/de
Priority claimed from US15/790,339 external-priority patent/US10733344B2/en
Application filed by Siemens Electronic Design Automation GmbH filed Critical Siemens Electronic Design Automation GmbH
Application granted granted Critical
Publication of ES3016857T3 publication Critical patent/ES3016857T3/es
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N5/00—Computing arrangements using knowledge-based models
    • G06N5/01—Dynamic search techniques; Heuristics; Dynamic trees; Branch-and-bound
    • G06N5/013—Automatic theorem proving
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/20—Design optimisation, verification or simulation
    • G06F30/27—Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Artificial Intelligence (AREA)
  • Geometry (AREA)
  • Data Mining & Analysis (AREA)
  • Computing Systems (AREA)
  • Computational Linguistics (AREA)
  • Mathematical Physics (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Medical Informatics (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
ES18202161T 2017-10-23 2018-10-23 Method of selecting a prover Active ES3016857T3 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
LU100491A LU100491B1 (en) 2017-10-23 2017-10-23 Method of selecting a prover
US15/790,339 US10733344B2 (en) 2017-10-23 2017-10-23 Method of selecting a prover

Publications (1)

Publication Number Publication Date
ES3016857T3 true ES3016857T3 (en) 2025-05-09

Family

ID=63862081

Family Applications (1)

Application Number Title Priority Date Filing Date
ES18202161T Active ES3016857T3 (en) 2017-10-23 2018-10-23 Method of selecting a prover

Country Status (2)

Country Link
EP (1) EP3474196B1 (de)
ES (1) ES3016857T3 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112270614B (zh) * 2020-09-29 2024-05-10 广东工业大学 一种面向制造企业全系统优化设计的设计资源大数据建模方法
KR102665023B1 (ko) * 2021-12-20 2024-05-13 부산대학교 산학협력단 타겟 시스템을 위한 관측 변수를 결정하는 방법 및 장치

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10366330B2 (en) * 2013-05-03 2019-07-30 Synopsys, Inc. Formal verification result prediction
US10387605B2 (en) * 2015-07-23 2019-08-20 Synopsys, Inc. System and method for managing and composing verification engines

Also Published As

Publication number Publication date
EP3474196A1 (de) 2019-04-24
EP3474196C0 (de) 2025-01-08
EP3474196B1 (de) 2025-01-08

Similar Documents

Publication Publication Date Title
Shi et al. Deepgate2: Functionality-aware circuit representation learning
US10733344B2 (en) Method of selecting a prover
US10699046B2 (en) System and method for achieving functional coverage closure for electronic system verification
Stratigopoulos Machine learning applications in IC testing
Vasudevan et al. Goldmine: Automatic assertion generation using data mining and static analysis
Ma et al. CAD tool design space exploration via Bayesian optimization
Lin et al. HL-Pow: A learning-based power modeling framework for high-level synthesis
JP2020102240A (ja) 自動量子ビット校正
KR102246404B1 (ko) 회로 수율 분석 방법 및 그 시스템
US11227090B2 (en) System and method for achieving functional coverage closure for electronic system verification
US20230376645A1 (en) Faster Coverage Convergence with Automatic Test Parameter Tuning in Constrained Random Verification
KR20220095949A (ko) 전자의무기록에서의 다변량 결측값 대체 방법
CN109902641B (zh) 基于语义对齐的人脸关键点检测方法、系统、装置
WO2025213925A1 (zh) 一种利用量子程序中的同构性以促进自信验证的方法和系统
Lu et al. Toward critical flip-flop identification for soft-error tolerance with graph neural networks
Zhou et al. Path constraint solving based test generation for hard-to-reach states
Wang et al. GRAND: A graph neural network framework for improved diagnosis
EP3474196B1 (de) Verfahren zur auswahl eines prüfers
Nazi et al. Adaptive test generation for fast functional coverage closure
Lu et al. A methodology for identifying critical sequential circuits with graph convolutional networks
CN110554952B (zh) 一种基于搜索的分层回归测试数据生成方法
Poulos et al. Exemplar-based failure triage for regression design debugging
Ghanem et al. Learning better representations from less data for propositional satisfiability
KR102502880B1 (ko) 베이지안 최대엔트로피모델 추정 및 뇌 기능 동적 특성 평가 방법
Gutermann et al. Improving AI Accelerator Performance Through Co-Designing Neural Networks and Systolic HW