ES2189644A1 - Method for calculating division, reciprocals, square roots and inverse square roots. - Google Patents

Method for calculating division, reciprocals, square roots and inverse square roots.

Info

Publication number
ES2189644A1
ES2189644A1 ES200101310A ES200101310A ES2189644A1 ES 2189644 A1 ES2189644 A1 ES 2189644A1 ES 200101310 A ES200101310 A ES 200101310A ES 200101310 A ES200101310 A ES 200101310A ES 2189644 A1 ES2189644 A1 ES 2189644A1
Authority
ES
Spain
Prior art keywords
square roots
iteration
reciprocals
calculating
division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES200101310A
Other languages
Spanish (es)
Other versions
ES2189644B1 (en
Inventor
Riobo Jose Alejandro Pineiro
Bruguera Javier Diaz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universidade de Santiago de Compostela
Original Assignee
Universidade de Santiago de Compostela
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universidade de Santiago de Compostela filed Critical Universidade de Santiago de Compostela
Priority to ES200101310A priority Critical patent/ES2189644B1/en
Publication of ES2189644A1 publication Critical patent/ES2189644A1/en
Application granted granted Critical
Publication of ES2189644B1 publication Critical patent/ES2189644B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)

Abstract

Method for calculating division, reciprocals, square roots and inverse square roots.The method for calculating the stated operations, in double precision floating point format, can be used in digital processors and microprocessors. It is characterised in using a second order, polynomial, min/max approximation to obtain an initial estimate of the values of the reciprocal, square root, and inverse square root, and for the latter performing a single modified iteration of the Goldschmidt iteration. Performing single modified iteration of the Goldschmidt iteration considerably reduces the latency of the proposed method compared with previous methods, without increasing the total area of the circuit significantly. Two possible architectures are given using our method: the first is used to calculate division and reciprocals with very low latency, The second, using the same hardware resources, is used to calculate the four functions mentioned.
ES200101310A 2001-06-01 2001-06-01 METHOD FOR COMPUTATION OF DIVISION, RECIPROCO, SQUARE ROOT AND REVERSED SQUARE ROOT OPERATIONS. Expired - Lifetime ES2189644B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
ES200101310A ES2189644B1 (en) 2001-06-01 2001-06-01 METHOD FOR COMPUTATION OF DIVISION, RECIPROCO, SQUARE ROOT AND REVERSED SQUARE ROOT OPERATIONS.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES200101310A ES2189644B1 (en) 2001-06-01 2001-06-01 METHOD FOR COMPUTATION OF DIVISION, RECIPROCO, SQUARE ROOT AND REVERSED SQUARE ROOT OPERATIONS.

Publications (2)

Publication Number Publication Date
ES2189644A1 true ES2189644A1 (en) 2003-07-01
ES2189644B1 ES2189644B1 (en) 2004-11-16

Family

ID=8497976

Family Applications (1)

Application Number Title Priority Date Filing Date
ES200101310A Expired - Lifetime ES2189644B1 (en) 2001-06-01 2001-06-01 METHOD FOR COMPUTATION OF DIVISION, RECIPROCO, SQUARE ROOT AND REVERSED SQUARE ROOT OPERATIONS.

Country Status (1)

Country Link
ES (1) ES2189644B1 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4949296A (en) * 1988-05-18 1990-08-14 Harris Corporation Method and apparatus for computing square roots of binary numbers
US5245564A (en) * 1991-05-10 1993-09-14 Weitek Corporation Apparatus for multiplying operands
US6175911B1 (en) * 1998-08-21 2001-01-16 Advanced Micro Devices, Inc. Method and apparatus for concurrently executing multiplication and iterative operations
US6240433B1 (en) * 1998-02-02 2001-05-29 International Business Machines Corporation High accuracy estimates of elementary functions

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4949296A (en) * 1988-05-18 1990-08-14 Harris Corporation Method and apparatus for computing square roots of binary numbers
US5245564A (en) * 1991-05-10 1993-09-14 Weitek Corporation Apparatus for multiplying operands
US6240433B1 (en) * 1998-02-02 2001-05-29 International Business Machines Corporation High accuracy estimates of elementary functions
US6175911B1 (en) * 1998-08-21 2001-01-16 Advanced Micro Devices, Inc. Method and apparatus for concurrently executing multiplication and iterative operations

Also Published As

Publication number Publication date
ES2189644B1 (en) 2004-11-16

Similar Documents

Publication Publication Date Title
AU2003253785A1 (en) Method of determining the long axis of an object
EP1842128A4 (en) Accelerated verification of digital signatures and public keys
US20180329681A1 (en) Quick operation device for nonlinear function, and method therefor
ATE471620T1 (en) SECURE NETWORK PROCESSING
EP1946455A4 (en) Complexity reduction in power estimation
Yang et al. Efficient FPGA implementation of modular multiplication based on Montgomery algorithm
TWI263911B (en) System and method of generating simulated diffraction signals for two-dimensional structures, and computer-readable medium thereof
WO2003029915A3 (en) A method and apparatus for implementing projections in signal processing applications
Nguyen et al. FPGA-specific arithmetic optimizations of short-latency adders
Anitha et al. A 32 bit mac unit design using vedic multiplier and reversible logic gate
JP2008071336A (en) Single datapath floating point implementation of rcp, sqrt, exp and log functions and low latency rcp based on the same technology
Loeffler et al. Algorithm-architecture mapping for custom DSP chips
ES2189644A1 (en) Method for calculating division, reciprocals, square roots and inverse square roots.
Navi et al. A general reverse converter architecture with low complexity and high performance
Tolba et al. FPGA realization of ALU for mobile GPU
Nautiyal et al. Implementation of an ALU using modified carry select adder for low power and area-efficient applications
RU94045263A (en) Man-made neutron circuit and output signal shaping method used in it
Ono et al. Large eddy simulation using a curvilinear coordinate system for the flow around a square cylinder
Karthik et al. Design and Implementation of 64 Bit High-Speed Vedic Multiplier
WO2005010745A3 (en) Long-integer multiplier
Chang et al. A novel multiplexer based truncated array multiplier
Kavitha et al. An efficient 32-bit Ladner Fischer adder derived using Han-Carlson
ES2188220T3 (en) SIGNAL PROCEDURE.
DE60236444D1 (en) Method and device for time stamping
He et al. Word-length optimization of a pipelined FFT processor

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 20030701

Kind code of ref document: A1

FG2A Definitive protection

Ref document number: 2189644B1

Country of ref document: ES