ES2187279A1 - System for checking wiring. - Google Patents
System for checking wiring.Info
- Publication number
- ES2187279A1 ES2187279A1 ES200101484A ES200101484A ES2187279A1 ES 2187279 A1 ES2187279 A1 ES 2187279A1 ES 200101484 A ES200101484 A ES 200101484A ES 200101484 A ES200101484 A ES 200101484A ES 2187279 A1 ES2187279 A1 ES 2187279A1
- Authority
- ES
- Spain
- Prior art keywords
- computer
- wiring
- master card
- slave
- matrices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/66—Testing of connections, e.g. of plugs or non-disconnectable joints
- G01R31/67—Testing the correctness of wire connections in electric apparatus or circuits
-
- G01R31/041—
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
Abstract
System for checking wiring, consisting of a computer with versatile editing software for frames and/or matrices of the wiring nodes which is interconnected bidirectionally to a master card which in turn is connected bidirectionally to at least one slave card, which has(ve)pins for applying voltage and/or reading the wiring nodes. The node frames and/or matrices are sent from the computer to the master card and from there to the slave cards, while the readings from the slave cards are sent to the master card and from there to the computer, where they are displayed on a screen, stored and/or printed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES200101484A ES2187279B1 (en) | 2001-06-27 | 2001-06-27 | SYSTEM FOR CHECKING WIRING. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES200101484A ES2187279B1 (en) | 2001-06-27 | 2001-06-27 | SYSTEM FOR CHECKING WIRING. |
Publications (2)
Publication Number | Publication Date |
---|---|
ES2187279A1 true ES2187279A1 (en) | 2003-05-16 |
ES2187279B1 ES2187279B1 (en) | 2004-09-01 |
Family
ID=8498194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES200101484A Expired - Fee Related ES2187279B1 (en) | 2001-06-27 | 2001-06-27 | SYSTEM FOR CHECKING WIRING. |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES2187279B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109959840A (en) * | 2019-02-15 | 2019-07-02 | 广东电网有限责任公司 | A kind of user's table rapid aligning device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5581565A (en) * | 1993-12-01 | 1996-12-03 | U.S. Philips Corporation | Measuring apparatus used for testing connections between at least two subassemblies |
US5744964A (en) * | 1995-03-11 | 1998-04-28 | Fujitsu Automation Limited | Method and apparatus for electrical test of wiring patterns formed on a printed circuit board |
JPH11150352A (en) * | 1997-11-14 | 1999-06-02 | Hitachi Telecom Technol Ltd | Printed wiring board checking equipment |
EP1262783A1 (en) * | 2001-05-30 | 2002-12-04 | Sumitomo Wiring Systems, Ltd. | An apparatus, a method for testing an electrical wiring system, a computer program for testing an electrical wiring system |
-
2001
- 2001-06-27 ES ES200101484A patent/ES2187279B1/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5581565A (en) * | 1993-12-01 | 1996-12-03 | U.S. Philips Corporation | Measuring apparatus used for testing connections between at least two subassemblies |
US5744964A (en) * | 1995-03-11 | 1998-04-28 | Fujitsu Automation Limited | Method and apparatus for electrical test of wiring patterns formed on a printed circuit board |
JPH11150352A (en) * | 1997-11-14 | 1999-06-02 | Hitachi Telecom Technol Ltd | Printed wiring board checking equipment |
EP1262783A1 (en) * | 2001-05-30 | 2002-12-04 | Sumitomo Wiring Systems, Ltd. | An apparatus, a method for testing an electrical wiring system, a computer program for testing an electrical wiring system |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACT OF JAPAN CD-ROM PAJ 9906, 1999 - 9 [057] [11-146701/11-173600] 30 Sept & JP 11150352 A (HITACHI TELECOM TECHNOL LTD) 02.06.1999, resumen. * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109959840A (en) * | 2019-02-15 | 2019-07-02 | 广东电网有限责任公司 | A kind of user's table rapid aligning device |
Also Published As
Publication number | Publication date |
---|---|
ES2187279B1 (en) | 2004-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE9002703D0 (en) | DEVICE ON DISTRIBUTED COMPUTER SYSTEM | |
EP2475100A3 (en) | Clock mode determination in a memory system | |
DE602004007402D1 (en) | EFFICIENT CONNECTION BETWEEN MODULES OF CHANGEABLE ELECTRONIC CIRCUITS | |
DE69223090D1 (en) | Bus monitoring for computer system operators | |
ATE521940T1 (en) | CIRCUIT AND METHOD FOR CONNECTING BUS SYSTEMS | |
GB9903074D0 (en) | Computer system for producing series of sequential images for labelling | |
TW200516436A (en) | Information display system and information display method | |
FI20021620A0 (en) | Memory structure, system and electronics device and method of a memory circuit | |
CA2320417A1 (en) | Applications for electronic reusable paper | |
DE60216803D1 (en) | FIFO AS TRANSITION OF CLOCK REGIONS | |
EP0984373A3 (en) | Apparatus and method for reduced-order modeling of time-varying systems and computer storage medium containing the same | |
WO2005034176A3 (en) | Apparatus and method for selectively configuring a memory device using a bi-stable relay | |
DE60110457D1 (en) | TOPOLOGY FOR 66 MHZ PCI BUS EXPANSION CARDS SYSTEM | |
ATE407510T1 (en) | INTERFACE SETUP | |
WO2003009222A1 (en) | Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system | |
ATE540342T1 (en) | SERIAL BUS SYSTEM, SUBSCRIBE DEVICE AND INPUT/OUTPUT CARD CONNECTABLE TO THE SUBSCRIBE DEVICE | |
ES2187279A1 (en) | System for checking wiring. | |
KR970068365A (en) | Communication control device and communication system using the same | |
DE69330433D1 (en) | METHOD FOR RELATING A DATABASE TO ERRORS | |
WO2002021272A3 (en) | Method and apparatus for enhancing reliability of automated data processing | |
TWI265409B (en) | Method and structure of using one basic input/output system (BIOS) memory to start up a computer system | |
MY127438A (en) | Electronic device, unit using the same, and system. | |
DE602005006648D1 (en) | Connection system for communication channels and expansion cards equipped with this system | |
TW200516403A (en) | Device and system for expansion of computer bus | |
ATE385142T1 (en) | SYSTEM AND TELECOMMUNICATIONS NODE FOR UPDATE FROM A DISTRIBUTED DATABASE |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EC2A | Search report published |
Date of ref document: 20030516 Kind code of ref document: A1 |
|
FG2A | Definitive protection |
Ref document number: 2187279B1 Country of ref document: ES |
|
PC2A | Transfer of patent |
Owner name: AQTEST, S.L. Effective date: 20120710 |
|
PC2A | Transfer of patent |
Owner name: JOSEFA REY AGUILERA Effective date: 20130715 |
|
FD2A | Announcement of lapse in spain |
Effective date: 20180928 |