ES2174516T3 - Procedimiento de calculo de la transformada de fourier rapida y de la transformada de fourier rapida inversa. - Google Patents
Procedimiento de calculo de la transformada de fourier rapida y de la transformada de fourier rapida inversa.Info
- Publication number
- ES2174516T3 ES2174516T3 ES98958959T ES98958959T ES2174516T3 ES 2174516 T3 ES2174516 T3 ES 2174516T3 ES 98958959 T ES98958959 T ES 98958959T ES 98958959 T ES98958959 T ES 98958959T ES 2174516 T3 ES2174516 T3 ES 2174516T3
- Authority
- ES
- Spain
- Prior art keywords
- samples
- transformation
- output samples
- fourier transform
- starting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Discrete Mathematics (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Abstract
Procedimiento de cálculo de la transformada de Fourier rápida o de la transformada de Fourier rápida inversa de una señal numérica definida por una sucesión de N muestras reales de partida x(n), con N potencia de dos n[0..N-1], que comprende etapas sucesivas de transformación (2), para transformar muestras de entrada en muestras de salida, realizándose el conjunto de las etapas de transformación mediante un único juego de circuitos mariposa de varias entradas y varías salidas, cuyo modo operatorio se cambia selectivamente en cada etapa de transformación, almacenándose las muestras de entrada y de salida de cada etapa de transformación en una memoria de almacenamiento, y suministrándose en la última etapa de transformación, una sucesión de N muestras de salida y(n) representativas de la transformada de Fourier rápida o rápida inversa de las muestras de partida x(n), caracterizado porque las muestras de salida y(n) son reales, y porque las muestras de salida de un circuito mariposa sustituyenen la memoria de almacenamiento las muestras de entrada de mismo rango correspondientes, de tal forma que, si las muestras de partida x(n), tratadas en la primera etapa de transformación se clasifican en el orden binario inverso de su índice n, las muestras de salida y(n) se suministran en la última etapa de transformación en el orden creciente del índice n, estando definidas las muestras de salida por las relaciones siguientes: y(0) = Re[X(0)] y(n) = Re[X((n+1)/2)] para n impar y distinto de N-1 y(n) = Im[X(n/2)] para n par y distinto de 0 y(N-1) = Re[X(N/2)] donde las muestras X(n), con n[0..n-1] designan las muestras complejas de la sucesión correspondiente a la transformada de Fourier rápida o rápida inversa de la sucesión de las muestras de partida x(n).
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9715737A FR2772160B1 (fr) | 1997-12-08 | 1997-12-08 | Circuit de calcul de la transformee de fourier rapide et de la transformee de fourier rapide inverse |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2174516T3 true ES2174516T3 (es) | 2002-11-01 |
Family
ID=9514504
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES98958959T Expired - Lifetime ES2174516T3 (es) | 1997-12-08 | 1998-12-07 | Procedimiento de calculo de la transformada de fourier rapida y de la transformada de fourier rapida inversa. |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6938064B1 (es) |
| EP (1) | EP1038236B1 (es) |
| DE (1) | DE69804248T2 (es) |
| ES (1) | ES2174516T3 (es) |
| FR (1) | FR2772160B1 (es) |
| WO (1) | WO1999030251A1 (es) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2384876A (en) * | 2002-01-31 | 2003-08-06 | Zarlink Semiconductor Inc | Simplifying a real fast Fourier transform using symmetry |
| KR20040032683A (ko) * | 2002-10-10 | 2004-04-17 | 엘지전자 주식회사 | 무선 랜 시스템의 고속 푸리에 변환 장치 |
| US20050278404A1 (en) * | 2004-04-05 | 2005-12-15 | Jaber Associates, L.L.C. | Method and apparatus for single iteration fast Fourier transform |
| US7296045B2 (en) * | 2004-06-10 | 2007-11-13 | Hasan Sehitoglu | Matrix-valued methods and apparatus for signal processing |
| ATE443896T1 (de) * | 2007-06-28 | 2009-10-15 | Ericsson Telefon Ab L M | Verfahren und vorrichtung zur transformationsberechnung |
| US7675847B2 (en) | 2007-07-10 | 2010-03-09 | Wipro Limited | Hardware implementation of a programmable FFT based on a half length FFT core |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3584781A (en) * | 1968-07-01 | 1971-06-15 | Bell Telephone Labor Inc | Fft method and apparatus for real valued inputs |
| US3584782A (en) * | 1968-07-01 | 1971-06-15 | Bell Telephone Labor Inc | Fast fourier transform method and apparatus |
| FR2303326A1 (fr) * | 1975-03-05 | 1976-10-01 | Trt Telecom Radio Electr | Dispositif de calcul de transformee de fourier discrete |
| US4612626A (en) * | 1983-12-27 | 1986-09-16 | Motorola Inc. | Method of performing real input fast fourier transforms simultaneously on two data streams |
| US5270953A (en) * | 1991-05-23 | 1993-12-14 | Rockwell International Corporation | Fast convolution multiplier |
| US6122703A (en) * | 1997-08-15 | 2000-09-19 | Amati Communications Corporation | Generalized fourier transform processing system |
-
1997
- 1997-12-08 FR FR9715737A patent/FR2772160B1/fr not_active Expired - Fee Related
-
1998
- 1998-12-07 EP EP98958959A patent/EP1038236B1/fr not_active Expired - Lifetime
- 1998-12-07 WO PCT/FR1998/002636 patent/WO1999030251A1/fr not_active Ceased
- 1998-12-07 US US09/581,272 patent/US6938064B1/en not_active Expired - Fee Related
- 1998-12-07 DE DE69804248T patent/DE69804248T2/de not_active Expired - Lifetime
- 1998-12-07 ES ES98958959T patent/ES2174516T3/es not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP1038236B1 (fr) | 2002-03-13 |
| US6938064B1 (en) | 2005-08-30 |
| EP1038236A1 (fr) | 2000-09-27 |
| FR2772160A1 (fr) | 1999-06-11 |
| WO1999030251A1 (fr) | 1999-06-17 |
| DE69804248D1 (de) | 2002-04-18 |
| FR2772160B1 (fr) | 2001-10-05 |
| DE69804248T2 (de) | 2002-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Wolk | A note on" The comparability graph of a tree" | |
| KR880006612A (ko) | 푸지 컴퓨터 | |
| US4857882A (en) | Comparator array logic | |
| CN113111300B (zh) | 具有优化资源消耗的定点fft实现系统 | |
| US4534009A (en) | Pipelined FFT processor | |
| KR100836050B1 (ko) | 고속 푸리에 변환 연산 장치 | |
| CN103226543A (zh) | 一种流水线结构的fft处理器 | |
| JP5549442B2 (ja) | Fft演算装置 | |
| ES2174516T3 (es) | Procedimiento de calculo de la transformada de fourier rapida y de la transformada de fourier rapida inversa. | |
| US5109524A (en) | Digital processor with a four part data register for storing data before and after data conversion and data calculations | |
| US4823297A (en) | Digit-reversal method and apparatus for computer transforms | |
| Kim | TABLES OF D-CLASSES IN THE SEMIGROUP $ B_n1 $ OF THE BINARY RELATIONS ON A SET X WITH n-ELEMENTS | |
| ES457282A1 (es) | Perfeccionamientos en logicas secuenciales programables. | |
| Butler | On the Evaluation of ∫^\infty_0(\sin^mt)/t^mdt by the Trapezoidal Rule | |
| Anselmo | Two-way automata with multiplicity | |
| Chou | Combinatorial analysis of multiple substrate—multiple product enzyme reactions | |
| KR940015793A (ko) | 적게 변경된 현존하는 하드웨어에 의해 구현되는 2진 승산 | |
| EP0988604A1 (en) | Device for converting series of data elements | |
| Sung et al. | A parallel-pipelined processor for fast Fourier transform | |
| Padmavathi et al. | High Performance Area Efficient Scalable In-Place Real Valued FFT | |
| Wismath | A basis for the type< n> hyperidentities of the medial variety of semigroups | |
| Chang et al. | Design of VLSI sorting accelerator architecture | |
| JP3088472B2 (ja) | フーリエ変換装置 | |
| Attard Cassar | In search of the fastest sorting algorithm | |
| SU602918A1 (ru) | Круговой интерпол тор |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG2A | Definitive protection |
Ref document number: 1038236 Country of ref document: ES |