EP4275113A1 - Numerische präzision in digitalen multiplizierschaltungen - Google Patents

Numerische präzision in digitalen multiplizierschaltungen

Info

Publication number
EP4275113A1
EP4275113A1 EP21918010.6A EP21918010A EP4275113A1 EP 4275113 A1 EP4275113 A1 EP 4275113A1 EP 21918010 A EP21918010 A EP 21918010A EP 4275113 A1 EP4275113 A1 EP 4275113A1
Authority
EP
European Patent Office
Prior art keywords
format
operands
operand
result
multiplier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP21918010.6A
Other languages
English (en)
French (fr)
Inventor
Jeffrey Werner
Jonathan Ross
Revathi Natarajan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Groq Inc
Original Assignee
Groq Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Groq Inc filed Critical Groq Inc
Publication of EP4275113A1 publication Critical patent/EP4275113A1/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443Sum of products
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487Multiplying; Dividing
    • G06F7/4876Multiplying
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00Computing arrangements based on biological models
    • G06N3/02Neural networks
    • G06N3/06Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Nonlinear Science (AREA)
  • Computational Linguistics (AREA)
  • Artificial Intelligence (AREA)
  • Neurology (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
EP21918010.6A 2021-01-07 2021-06-28 Numerische präzision in digitalen multiplizierschaltungen Pending EP4275113A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163134941P 2021-01-07 2021-01-07
PCT/US2021/039440 WO2022150058A1 (en) 2021-01-07 2021-06-28 Numerical precision in digital multiplier circuitry

Publications (1)

Publication Number Publication Date
EP4275113A1 true EP4275113A1 (de) 2023-11-15

Family

ID=82358291

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21918010.6A Pending EP4275113A1 (de) 2021-01-07 2021-06-28 Numerische präzision in digitalen multiplizierschaltungen

Country Status (3)

Country Link
EP (1) EP4275113A1 (de)
KR (1) KR20230121151A (de)
WO (1) WO2022150058A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI831588B (zh) * 2023-01-30 2024-02-01 創鑫智慧股份有限公司 神經網路演算裝置以及在神經網路演算中的數值轉換方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6205462B1 (en) * 1999-10-06 2001-03-20 Cradle Technologies Digital multiply-accumulate circuit that can operate on both integer and floating point numbers simultaneously
US8577948B2 (en) * 2010-09-20 2013-11-05 Intel Corporation Split path multiply accumulate unit
CN106293610B (zh) * 2014-07-02 2019-03-15 上海兆芯集成电路有限公司 微处理器及其方法
KR102425668B1 (ko) * 2017-02-23 2022-07-28 에이알엠 리미티드 데이터 처리장치에서의 곱셈-누적
US10776078B1 (en) * 2018-09-23 2020-09-15 Groq, Inc. Multimodal multiplier systems and methods

Also Published As

Publication number Publication date
WO2022150058A1 (en) 2022-07-14
KR20230121151A (ko) 2023-08-17

Similar Documents

Publication Publication Date Title
US11494186B2 (en) FPGA specialist processing block for machine learning
US11042360B1 (en) Multiplier circuitry for multiplying operands of multiple data types
US20040015533A1 (en) Multiplier array processing system with enhanced utilization at lower precision
US5280439A (en) Apparatus for determining booth recoder input control signals
US9372665B2 (en) Method and apparatus for multiplying binary operands
US11809798B2 (en) Implementing large multipliers in tensor arrays
US10255041B2 (en) Unified multiply unit
US10853037B1 (en) Digital circuit with compressed carry
US20080243976A1 (en) Multiply and multiply and accumulate unit
US20210326111A1 (en) FPGA Processing Block for Machine Learning or Digital Signal Processing Operations
Chen et al. A matrix-multiply unit for posits in reconfigurable logic leveraging (open) CAPI
WO2022150058A1 (en) Numerical precision in digital multiplier circuitry
KR20220031098A (ko) 부호형 다중-워드 곱셈기
US20220075598A1 (en) Systems and Methods for Numerical Precision in Digital Multiplier Circuitry
CN115878074A (zh) 用于专门的过程块中的稀疏性操作的系统和方法
US10831445B1 (en) Multimodal digital multiplication circuits and methods
Gustafsson et al. Bit-level pipelinable general and fixed coefficient digit-serial/parallel multipliers based on shift-accumulation
Edukondalu et al. HIGH SPEED 32 BIT VEDIC MULTPLIER USING VERILOG

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230630

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)