EP4129010A1 - A switched converter - Google Patents
A switched converterInfo
- Publication number
- EP4129010A1 EP4129010A1 EP21718610.5A EP21718610A EP4129010A1 EP 4129010 A1 EP4129010 A1 EP 4129010A1 EP 21718610 A EP21718610 A EP 21718610A EP 4129010 A1 EP4129010 A1 EP 4129010A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- converter
- signal
- load current
- block
- ripple
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/37—Converter circuits
- H05B45/3725—Switched mode power supply [SMPS]
- H05B45/39—Circuits containing inverter bridges
Definitions
- the invention relates to a switched converter which supplies an LED load.
- the invention further relates to an LED lighting module comprising such switched converter.
- the invention generally, relates to the output current (LED current) feedback control in a switched and preferably isolated converter, such as, for example, an LLC converter, especially half-bridge (HB) LLC converter.
- isolated converter is typically switched on its primary side with regard to the isolation stage. Preferably there is no further converter stage following this switched converter.
- this ripple is not reduced to zero by the feedback control.
- the converter may also be used as a power supply for other gears, such as, for example, by integrating a further DC/DC converter which supplies power to a DALI bus. That integrated DC/DC converter is also supplied by the DC bus voltage within the gear. If another gear, connected to the DALI bus, draws power from the bus in a certain frequency, this may lead to a ripple on the DC bus voltage of the gear that integrates the DC/DC converter that powers the DALI bus. This ripple on the DC bus voltage then may lead to a ripple in the output current which may not be fully compensated by the PI controller feedback loop.
- FIG. 1 A topology of LED gears which may be used in the invention is shown in Fig. 1.
- the mains voltage is rectified (not shown) and then filtered by the block electromagnetic interference (EMI) filter.
- a boost converter (block boost PFC) is used for power factor correction and to produce a DC bus voltage (pV_bus) of about 400 V.
- This bus voltage is the input voltage of a half bridge LLC converter (block HB-LLC) which either provides the galvanically isolated input voltage for a third DC/DC block (e.g. a buck converter) or directly provides an output voltage / current to drive LED loads.
- a half bridge LLC converter block HB-LLC
- a third DC/DC block e.g. a buck converter
- the DC bus voltage may be used to produce a low voltage power of e.g. 12V for a first control circuitry (e.g. ASIC).
- the ASIC may communicate with a second control circuitry (e.g. a microcontroller) .
- the Microcontroller may be in charge of a communication interface (e.g. DALI, via an optocoupler).
- the microcontroller may have a further interface e.g. for inputting nominal values for the output current.
- the first control circuitry may be supplied with a signal ILED representing the current on the secondary side of the galvanic isolation.
- the first control circuitry may control the switching of the switched converter via a signal HB-CTRL.
- the DC bus voltage pV_bus is usually subject to a 100 Hz ripple which is caused by rectification of the 50 Hz mains voltage. If the half bridge LLC circuit is operated at a constant frequency, which is not the case, the full ripple will be present in the LED current and, therefore, in the light. As the half bridge frequency is set by a controller that controls the average LED current, part of the 100 Hz ripple is suppressed by the controller.
- the output current depends on the half bridge frequency, the component values of the LLC converter (magnetizing inductance, resonance inductance, resonance capacitance), the LED voltage, the bus voltage, etc.
- the invention relates to a switched (and preferably isolated) converter, supplied with a DC voltage originating from an AC voltage, preferably mains voltage.
- the switched converter comprises output terminals for supplying an LED load, a feed-back loop controller configured to generate an output signal (dictating a period or frequency) setting a switching frequency of at least one switch of the converter for controlling a load current on a nominal value, based on a signal indicating the load current and supplied to the feedback loop controller .
- the converter that delivers the load current is frequency/period controlled and not e.g. peak current controlled.
- the feed-back controller delivers a frequency/period value at its output and not e.g. a comparator threshold value for a peak current comparator.
- a feed-forward control, FFC, block is provided, wherein a response time of the FFC block is faster than a response time of the feed-back loop controller.
- the FFC block is supplied with said load current sensing signal and/or a signal representing the DC voltage (supplying the switched converter) and is configured to analyze, preferably in time increments, said load current sensing signal and/or the DC signal as to any ripple which is present in said load current sensing signal and/or the DC signal and to add a ripple compensation signal, i.e. typically a (negative or positive) frequency or period value, to said output signal of the feed-back loop controller.
- a ripple compensation signal i.e. typically a (negative or positive) frequency or period value
- the controller may be optimized for slower transients and a FFC value is added to the controller output in order to reduce/reject the ripple such as e.g. the 100 Hz ripple.
- Feed forward means that, based on the actual difference between the nominal or average bus voltage and the currently measured bus voltage, the half bridge frequency/period is either increased or decreased in order to compensate this deviation of the HB-LLC input voltage (bus voltage pV_bus).
- a feed forward gain for the ripple amplitude to frequency/period correction value mapping is set.
- This gain specifies how much the half bridge frequency/period is increased or decreased in case the DC bus voltage or LED current differs by a given deviation from a nominal value.
- the gain may be adaptive e.g. with regard to the ripple amplitude and/or the voltage across the load.
- AT _hb gainjefo — — a J J AV_bus preferably a linear mapping is present, where the gain determines the gradient of the period/frequency to ripple amplitude function.
- This gain can be determined during the design of the LED gear.
- one gain value does not fit for all working points in which the HB-LLC circuit operates.
- different gain values are required for different output voltages (LED voltages) because the characteristic of the HB-LLC circuit is steeper (steeper V_out to half bridge frequency relationship implies that only a low change of half bridge frequency is required to see an effect in the LED current) at high LED voltages and it is flatter (flatter V_out to half bridge frequency relationship implies that a higher change of half bridge frequency is required to see an effect in the LED current) at low LED voltages.
- Fig. 2 visualizes this behavior. It can be seen that at high output voltages, such as 300V the curve is very steep, whereas at low output voltages, such as 120 V, it is very flat.
- the switched converter further comprises a sensing unit configured to directly or indirectly detect the load current and to forward the load current sensing signal based on the detected load current to the FFC block.
- the FFC block is configured to evaluate an actual ripple value in the load current and to adjust the compensation signal at least partially on the basis of the actual ripple value.
- the FFC block is further configured to adjust a gain of the FFC block on the basis of the actual ripple value.
- the FFC block further comprises a self-learning, in particular artificial intelligence, block, which is configured to further adjust the compensation signal based on a learned algorithm taking into account at least one operation condition of the converter, in particular a value of a bus voltage, a temperature and/or a load characteristic.
- a self-learning, in particular artificial intelligence, block which is configured to further adjust the compensation signal based on a learned algorithm taking into account at least one operation condition of the converter, in particular a value of a bus voltage, a temperature and/or a load characteristic.
- the FFC block is configured to measure in discrete time periods a mains period and to adjust the compensation signal on the basis of the mains period.
- the converter comprises a microcontroller, wherein the microcontroller comprises the FFC block, wherein the microcontroller is further configured to measure a frequency of the mains and to generate the compensation signal based on said frequency .
- the switched converter is supplied with a DC bus voltage
- the FFC block is configured to receive a nominal or average value of the DC bus voltage and an actual value of the DC bus voltage
- the FFC block is configured to set the compensation signal based on the nominal or average value of the DC bus voltage and on the actual value of the DC bus voltage.
- the switched converter is an LLC converter.
- the invention relates to an LED lighting module having at least one converter according to any of the preceding claims and at least one LED load.
- the invention relates to a method for supplying an LED load, comprising: generating an output signal setting a switching frequency or period of at least one switch of a converter for controlling a load current on a nominal value, based on a signal indicating a load current and supplied to a feedback loop controller, and analyzing, preferably in time increments of said load current sensing signal and/or a DC signal, the ripple amplitude component present in one or both signals and to add a ripple compensation signal (i.e. a positive or negative period or frequency value) to said output signal of the feedback loop controller.
- a ripple compensation signal i.e. a positive or negative period or frequency value
- the method further comprises directly or indirectly detecting the load current and forwarding the load current sensing signal based on the detected load current to the FFC block.
- Fig. 1 shows an LED gear topology consisting of a boost (PFC) converter and half bridge LLC converter
- Fig. 2 shows HB-LLC characteristics which depend on the LED voltage according to prior art
- Fig. 3 shows a switched converter according to an embodiment
- Fig. 4 shows a switched converter according to an embodiment
- Fig. 5 shows a switched converter according to an embodiment
- Fig. 6 shows LED current waveforms with different feed forward gains according to an embodiment
- Fig. 7 shows an HB-LLC circuit in a switched converter according to an embodiment
- Fig. 8 shows a method for supplying an LED load according to an embodiment.
- the aspect of the present invention might contain integrated circuits that are readily manufacturable using conventional semiconductor technologies, such as complementary metal-oxide semiconductor technology, short "CMOS".
- CMOS complementary metal-oxide semiconductor technology
- the aspects of the present invention may be implemented with other manufacturing processes for making optical as well as electrical devices.
- a system 300 comprising a switched converter 302 according to an embodiment is shown.
- the switched converter 302 supplied with a DC voltage 301 originating from an AC voltage, preferably mains voltage, comprises : output terminals 304 for supplying an LED load 303; a feedback loop controller 302a configured to generate an output signal setting a switching frequency of at least one switch of the converter 302 for controlling a load current on a nominal value, based on a signal indicating the load current and supplied to the feedback loop controller 302a; a feed-forward control, FFC, block 302b, wherein preferably a response time of the FFC block 302b is faster than a response time of the feed-back loop controller 302a.
- the FFC block 302b is configured to analyze, preferably in time increments of said load current sensing signal and/or the DC signal 301, the ripple amplitude component present in one or both signals and to add a ripple compensation signal to said output signal (commanding a frequency or period of the switching) computed and issued by the feed-back loop controller 302a. The result of the addition is then actually used as the period or frequency of the one or more switches of the switched converter .
- the converter that delivers the load current is frequency/period controlled and not e.g. peak current controlled.
- the feed-back controller delivers a frequency/period at its output and not e.g. a comparator threshold for a peak current comparator.
- the feed forward gain of the FFC can be determined online (so during runtime of the gear) automatically. In this case, the optimal feed forward gain value is found by the gear autonomously.
- Embodiment Detection of ripple in the DC (supply) voltage
- Fig. 4 shows the system 300 comprising the switched converter 302 according to an embodiment in which ripple in the DC voltage is detected and reduced.
- the converter 302 comprises a mains frequency detection block 401, a microcontroller 400 and an LED driver 404.
- the microcontroller 400 comprises a frequency analyzer and anti-phase signal generator block 402, a logic block or FFC block 302b, the controller 302a, an LED current demand block 403 and a signal combination block 405.
- a smart software algorithm allows the LED current controller 302a to cancel the low frequency ripple created by the first stage of the driver.
- the switched converter is a flyback driver.
- the first stage of the driver would "mirror" the mains frequency on to the secondary side and create a 100 Hz - 120 Hz low frequency, LF, ripple on the bus. Then, the LED current source supplied from this rail would transfer this 100 Hz - 120 Hz ripple on to the LED current.
- Low cost LED drivers can be configured to use only simple filters to limit the amount of ripple present on the V_bus, hence limiting the LED current ripple.
- the controller 302a based on the microcontroller 400 can superimpose the generated sinusoidal signal to counteract the LF ripple.
- the LF ripple is monitored continuously, which requires real time system, with minimal delay time between taking samples and adjusting the controller 302a.
- the logic block 302b includes an algorithm comprising the following instructions:
- the microcontroller 400 can reduce the LF ripple in the LED current, while doing all other tasks as designated.
- the above solution is based on the assumption that mains frequency is stable and does not change. This assumption is correct for large AC system in which all generators are synchronized and mains frequency does not vary.
- the smart algorithm decides the frequency and amplitude of the ripple cancelling signal based on very few samples, and assumes that they are fixed throughout the operation of the driver. This limits the amount of hardware and software resources needed to actively cancel the LF ripple in the LED current
- low limits of the LF ripple can be achieved without additional circuits and without large storage elements, i.e. electrolytic capacitors.
- Embodiment Detection and reduction of ripple in the LED current
- Fig. 5 shows a switched converter 302 according to an embodiment .
- the output current (LED current) and its amplitude ripple content is monitored, as explained in the following .
- the invention now furthermore proposes a measurement (tracking) of the output current peak value that is added to monitor the amplitude ripple.
- the peak value can be found by a peak tracking block within the microcontroller 400, e.g. an ASIC.
- a peak tracking block within the microcontroller 400, e.g. an ASIC.
- the difference between peak value and average value will be almost zero (in ideal case it is zero).
- the difference between peak and average will be larger.
- the feed forward control block 302b does not only receive the average (or nominal) bus voltage V_bus_avg and the currently measured bus voltage V_bus, but also information about the average and actual (or peak) LED current. Based on the current information the feed forward gain can be optimized (or controlled) until the difference between ILED_pk and ILED_avg is at a minimum.
- the DC/DC switched converter 302 that is used to supply LED loads is a buck converter or flyback converter.
- the switched converter 302 only provides a fixed output voltage, which is then the input voltage for a further stage that then supplies the LED load.
- the feed forward gain is determined by comparison of the average output voltage and the peak output voltage.
- Fig. 6 shows exemplary waveforms of the LED current with different feed forward gains.
- a feed forward control block 302b which has a shorter (faster) response time than the response time of the PI controller 302a.
- the feed forward control block 302b is supplied with the LED current sensing signal and adds a compensation/correction value (period or frequency) to the (period or frequency) output signal of the feedback loop controller 302a, in order to reduce any ripple, which might occur in the output current, and not fully compensated by the relatively slow PI controller 302a.
- the feed-forward control block 302b evaluates/measures any ripple in the LED current and adjusts its gain depending on the actual ripple value.
- the feed forward control may start with a low gain and increase it until the gain has an optimum value, in which the ripple is essentially compensated.
- the feed-forward control 302b may comprise a self learning (artificial intelligence) block, which learns as how to adjust the gain depending on the operation conditions (value of the bus voltage, temperature, load characteristics such as e.g. load voltage, etc.).
- a self learning (artificial intelligence) block which learns as how to adjust the gain depending on the operation conditions (value of the bus voltage, temperature, load characteristics such as e.g. load voltage, etc.).
- the feed forward control block 302b may be supplied with a nominal value for the DC bus voltage as well as an actual value of the bus voltage and the voltage across the LED load.
- the gain of the feed forward control block may then be adjusted using the LED voltage and the known non-linear output voltage characteristic of the e.g. HB-LLC converter.
- the gain of the feed forward control block may also be adjusted using the ripple component amplitude, typically the gain is the higher the higher the ripple component amplitude (absolute or relative compared to the total current signal amplitude) to be compensated .
- one of the signals supplied to the feed forward control block may not be the nominal value of the bus voltage (which may vary from device to device), but the average value of the measured bus voltage.
- the mains-induced low frequency current ripple is compensated by a "smart algorithm", measuring in discrete time (sampling) periods the mains period and, then, generating a compensation signal to reduce the forecast ripple between the measurement of the mains frequency and the next frequency measuring step.
- a “smart algorithm” measuring in discrete time (sampling) periods the mains period and, then, generating a compensation signal to reduce the forecast ripple between the measurement of the mains frequency and the next frequency measuring step.
- the smart algorithm produces a compensation signal, which is super-imposed in a feed forward manner onto the output signal of the feedback controlled loop.
- the microcontroller 400 is used for measuring the frequency of the mains and to generate the compensation signal.
- the computation effort and the resources required are relatively low, as the measurement of the mains frequency is only done in discrete steps and the compensation signal is then used for a given time period.
- the microcontroller 400 already used for other purposes can also be used for this task.
- One application for this invention is the area of so-called maintained LED drivers, which are drivers which may charge a battery from mains and then in an emergency case operate emergency lighting means of the battery, and at the same time, drive other or the same lighting means of the mains supply.
- Fig. 7 shows an HB-LLC circuit 501 according to an embodiment.
- the HB-LLC circuit comprises two switches M40 and M41, moreover the capacitor C51 is connected to a primary side winding L51d, which is coupled to two windings L51a and L51b.
- D52a and D52b are provided on the secondary side as well as a capacitor C52, which is connected to the LED load.
- Fig. 8 shows a method 800 for supplying an LED load 303 according to an embodiment.
- the method 800 comprises the following steps: generating 801 an output signal setting a switching frequency or period of at least one switch of a converter 302 for controlling a load current on a nominal value, based on a signal indicating a load current and supplied to a feedback loop controller 302a; and analyzing 802, preferably in time increments of said load current sensing signal and/or a DC signal, the ripple amplitude component present in one or both signals and to add, based on the analysis, a ripple compensation signal (i.e. a negative or positive frequency or period value) to said output signal of the feedback loop controller 302a.
- a ripple compensation signal i.e. a negative or positive frequency or period value
Landscapes
- Dc-Dc Converters (AREA)
- Circuit Arrangement For Electric Light Sources In General (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP20173164.3A EP3908084A1 (en) | 2020-05-06 | 2020-05-06 | A switched converter |
| PCT/EP2021/060151 WO2021223998A1 (en) | 2020-05-06 | 2021-04-20 | A switched converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP4129010A1 true EP4129010A1 (en) | 2023-02-08 |
| EP4129010B1 EP4129010B1 (en) | 2025-07-23 |
Family
ID=70613588
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20173164.3A Withdrawn EP3908084A1 (en) | 2020-05-06 | 2020-05-06 | A switched converter |
| EP21718610.5A Active EP4129010B1 (en) | 2020-05-06 | 2021-04-20 | A switched converter |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP20173164.3A Withdrawn EP3908084A1 (en) | 2020-05-06 | 2020-05-06 | A switched converter |
Country Status (2)
| Country | Link |
|---|---|
| EP (2) | EP3908084A1 (en) |
| WO (1) | WO2021223998A1 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP4358647A1 (en) * | 2022-10-19 | 2024-04-24 | Tridonic GmbH & Co KG | Synchronous flyback converter with feedback-controlled secondary side switch |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DK3589081T3 (en) * | 2004-03-15 | 2024-03-18 | Signify North America Corp | POWER CONTROL METHODS AND APPARATUS |
| US7138747B1 (en) * | 2004-07-29 | 2006-11-21 | Anorad Corporation | Damping and stabilization for linear motor stage |
| US7288902B1 (en) * | 2007-03-12 | 2007-10-30 | Cirrus Logic, Inc. | Color variations in a dimmable lighting device with stable color temperature light sources |
| US8791647B2 (en) * | 2011-12-28 | 2014-07-29 | Dialog Semiconductor Inc. | Predictive control of power converter for LED driver |
| CN107683630B (en) * | 2015-04-23 | 2020-11-10 | 港大科桥有限公司 | AC-DC Single Inductor Multiple Output LED Driver |
-
2020
- 2020-05-06 EP EP20173164.3A patent/EP3908084A1/en not_active Withdrawn
-
2021
- 2021-04-20 EP EP21718610.5A patent/EP4129010B1/en active Active
- 2021-04-20 WO PCT/EP2021/060151 patent/WO2021223998A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| EP3908084A1 (en) | 2021-11-10 |
| EP4129010B1 (en) | 2025-07-23 |
| WO2021223998A1 (en) | 2021-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8879285B2 (en) | Power converter for outputting power to a system | |
| US10819224B2 (en) | Power factor correction circuit, control method and controller | |
| CN102308462B (en) | Switching power supply device | |
| US8861236B2 (en) | Switching power supply with self-optimizing efficiency | |
| CN101674016B (en) | Power supply device and current sharing control method | |
| US6711034B2 (en) | DC-DC converter and a regulation method for this DC-DC converter | |
| US9155144B2 (en) | Method and circuit arrangement for operating light-emitting means, with beat avoidance | |
| CN104247564A (en) | Operation method of LLC resonant converter for lighting device, converter and LED converter | |
| US7154248B2 (en) | Control system for an electric machine | |
| US10264634B2 (en) | Adaptive power regulation of LED driver module for emergency lighting | |
| TWI519200B (en) | Driving circuits, methods and controllers thereof for driving light sources | |
| KR101208252B1 (en) | Apparatus and method of generating current command for tracking maximum power point in solar enery generating system | |
| Barwar et al. | A flicker-free decoupled ripple cancellation technique for LED driver circuits | |
| US9425697B2 (en) | Power supply and method for compensating low-frequency output voltage ripple thereof | |
| JP4195948B2 (en) | Grid interconnection inverter | |
| EP4129010B1 (en) | A switched converter | |
| EP3961892B1 (en) | Led converter | |
| KR101870749B1 (en) | Control apparatus for grid connected type single stage forward-flyback inverter | |
| Menke et al. | Hybrid PI&APDR Controller for Current Regulation and Low-Frequency Ripple Rejection in LED Drivers | |
| CN112491266B (en) | Driver circuit and power supply | |
| CN120787408A (en) | DC/DC resonant converter with frequency-based current regulation and suppression of output voltage fluctuations due to periodic input voltage fluctuations | |
| KR20260057162A (en) | Current regulator for a lamp device, and method of operation of a lamp device | |
| KR20100011032A (en) | Apparatus for controlling intensity of illumina for power saving | |
| WO2023015453A1 (en) | Power supply circuit, driver and controlling method | |
| KR100283147B1 (en) | How to drive BCD motor of inverter refrigerator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20221025 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20240521 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| INTG | Intention to grant announced |
Effective date: 20250416 |
|
| P01 | Opt-out of the competence of the unified patent court (upc) registered |
Free format text: CASE NUMBER: APP_21120/2025 Effective date: 20250505 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602021034591 Country of ref document: DE |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R084 Ref document number: 602021034591 Country of ref document: DE |
|
| REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20251124 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1817819 Country of ref document: AT Kind code of ref document: T Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20251123 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20251023 |
|
| REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20251024 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20251023 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20260304 Year of fee payment: 6 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250723 |