EP3913615A1 - Emissionstreiber, anzeigevorrichtung damit und verfahren zur ansteuerung einer anzeigevorrichtung - Google Patents

Emissionstreiber, anzeigevorrichtung damit und verfahren zur ansteuerung einer anzeigevorrichtung Download PDF

Info

Publication number
EP3913615A1
EP3913615A1 EP21175429.6A EP21175429A EP3913615A1 EP 3913615 A1 EP3913615 A1 EP 3913615A1 EP 21175429 A EP21175429 A EP 21175429A EP 3913615 A1 EP3913615 A1 EP 3913615A1
Authority
EP
European Patent Office
Prior art keywords
switching element
node
signal
power voltage
emission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP21175429.6A
Other languages
English (en)
French (fr)
Inventor
Hai-Jung In
Kimyeong Eom
Ji-Hyun Ka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Publication of EP3913615A1 publication Critical patent/EP3913615A1/de
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/026—Arrangements or methods related to booting a display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/04—Display protection

Definitions

  • Embodiments of the invention relate to an emission driver, a display apparatus including the emission driver and a method of driving the display apparatus. More particularly, embodiments of the invention relate to an emission driver including a stage including a flashing preventing switching element for preventing an image flashing occurred at an initial driving period and an abnormal off situation, a display apparatus including the emission driver and a method of driving the display apparatus.
  • a display apparatus includes a display panel and a display panel driver.
  • the display panel includes a plurality of gate lines, a plurality of data lines, a plurality of emission lines and a plurality of pixels.
  • the display panel driver includes a gate driver, a data driver, an emission driver and a driving controller.
  • the gate driver outputs gate signals respectively to the plurality of gate lines.
  • the data driver outputs data voltages respectively to the plurality of data lines.
  • the emission driver outputs emission signals respectively to the plurality of emission lines.
  • the driving controller controls the gate driver, the data driver and the emission driver.
  • an unintended emission signal may be applied to a display panel so that the display panel may unintentionally flash.
  • Embodiments of the invention provide an emission driver capable of enhancing a display quality of a display panel by preventing an image flashing occurring at an initial driving period and an abnormal off situation.
  • Embodiments of the invention also provide a display apparatus including the emission driver.
  • Embodiments of the invention also provide a method of driving the display apparatus.
  • the emission driver includes a plurality of stages. At least one of the plurality of stages receives a start signal, a first clock signal, a second clock signal, a protection signal, a first gate power voltage and a second gate power voltage and outputs an emission signal.
  • the at least one of the plurality of stages include a pull-up switching element connected between a first gate power voltage terminal which receives the first gate power voltage and an emission signal output terminal which outputs the emission signal, a pull-down switching element connected between a second gate power voltage terminal which receives the second gate power voltage and the emission signal output terminal and a protection switching element which applies the first gate power voltage to a control electrode of the pull-down switching element in response to the protection signal.
  • the at least one of the plurality of stages may further include a first switching element which applies the start signal to a fourth node in response to the first clock signal, a second switching element which applies the first gate power voltage to a second node in response to a voltage of a first node, a third switching element which applies the second clock signal to the second node in response to a voltage of a third node and a twelfth switching element which applies a voltage of the fourth node to an eighth node in response to the second gate power voltage.
  • the at least one of the plurality of stages may further include a fourth switching element which applies the first clock signal to the first node in response to the voltage of the fourth node, a fifth switching element which applies the second gate power voltage to the first node in response to the first clock signal, a sixth switching element which connects a fifth node to a seventh node in response to the second clock signal, a seventh switching element which applies the second clock signal to the fifth node in response to a voltage of a sixth node, an eighth switching element which applies the first gate power voltage to the seventh node in response to the voltage of the fourth node and an eleventh switching element which connects the first node to the sixth node in response to the second gate power voltage.
  • a fourth switching element which applies the first clock signal to the first node in response to the voltage of the fourth node
  • a fifth switching element which applies the second gate power voltage to the first node in response to the first clock signal
  • a sixth switching element which connects a fifth node to a seventh node in response to the second
  • the at least one of the plurality of stages may further include a first capacitor including a first electrode connected to the first gate power voltage terminal and a second electrode connected to the seventh node.
  • the at least one of the plurality of stages may further include a second capacitor including a first electrode connected to the fifth node and a second electrode connected to the sixth node.
  • the at least one of the plurality of stages may further include a third capacitor including a first electrode connected to the second node and a second electrode connected to the third node.
  • the protection switching element may be connected to the fourth node.
  • the protection switching element may be connected to the eighth node.
  • the protection signal may turn on the protection switching element in an initial driving period and turn off the protection switching element in a normal driving period after the initial driving period.
  • the start signal has the first gate power voltage
  • the first clock signal has the second gate power voltage
  • the second clock signal has the second gate power voltage
  • the protection signal has the second gate power voltage
  • a capacitance of a line applying the first gate power voltage may be greater than a capacitance of a line applying the protection signal.
  • the display apparatus includes a display panel, a gate driver, a data driver and an emission driver.
  • the display panel displays an image.
  • the gate driver provides a gate signal to the display panel.
  • the data driver provides a data voltage to the display panel.
  • the emission driver provides an emission signal to the display panel.
  • the emission driver includes a plurality of stages. At least one of the plurality of stages receives a start signal, a first clock signal, a second clock signal, a protection signal, a first gate power voltage and a second gate power voltage and outputs the emission signal.
  • the at least one of the plurality of stages may include a pull-up switching element connected between a first gate power voltage terminal which receives the first gate power voltage and an emission signal output terminal which outputs the emission signal, a pull-down switching element connected between a second gate power voltage terminal which receives the second gate power voltage and the emission signal output terminal and a protection switching element which applies the first gate power voltage to a control electrode of the pull-down switching element in response to the protection signal.
  • the at least one of the plurality of stages may further include a first switching element which applies the start signal to a fourth node in response to the first clock signal, a second switching element which applies the first gate power voltage to a second node in response to a voltage of a first node, a third switching element which applies the second clock signal to the second node in response to a voltage of a third node and a twelfth switching element which applies a voltage of the fourth node to an eighth node in response to the second gate power voltage.
  • the at least one of the plurality of stages may further include a fourth switching element which applies the first clock signal to the first node in response to the voltage of the fourth node, a fifth switching element which applies the second gate power voltage to the first node in response to the first clock signal, a sixth switching element which connects a fifth node to a seventh node in response to the second clock signal, a seventh switching element which applies the second clock signal to the fifth node in response to a voltage of a sixth node, an eighth switching element which applies the first gate power voltage to the seventh node in response to the voltage of the fourth node and an eleventh switching element which connects the first node to the sixth node in response to the second gate power voltage.
  • a fourth switching element which applies the first clock signal to the first node in response to the voltage of the fourth node
  • a fifth switching element which applies the second gate power voltage to the first node in response to the first clock signal
  • a sixth switching element which connects a fifth node to a seventh node in response to the second
  • the at least one of the plurality of stages may further include a first capacitor including a first electrode connected to the first gate power voltage terminal and a second electrode connected to the seventh node, a second capacitor including a first electrode connected to the fifth node and a second electrode connected to the sixth node and a third capacitor including a first electrode connected to the second node and a second electrode connected to the third node.
  • the display panel may include a plurality of pixels.
  • Each of the plurality of pixels may include an organic light emitting element.
  • a pixel of the plurality of pixels may receive a data write gate signal, a data initialization gate signal, an organic light emitting element initialization gate signal, the data voltage and the emission signal and emit the organic light emitting element according to a level of the data voltage to display the image.
  • At least one of the plurality of pixels may include a first pixel switching element including a control electrode connected to a first pixel node, an input electrode connected to a second pixel node and an output electrode connected to a third pixel node, a second pixel switching element including a control electrode to which the data write gate signal is applied, an input electrode to which the data voltage is applied and an output electrode connected to the second pixel node, a third pixel switching element including a control electrode to which the data write gate signal is applied, an input electrode connected to the first pixel node and an output electrode connected to the third pixel node, a fourth pixel switching element including a control electrode to which the data initialization gate signal is applied, an input electrode to which an initialization voltage is applied and an output electrode connected to the first pixel node, a fifth pixel switching element including a control electrode to which the emission signal is applied, an input electrode to which a high power voltage is applied and an output electrode connected to the second pixel node, a sixth pixel switching element including a control electrode
  • the method includes providing a gate signal to a display panel using a gate driver, providing a data voltage to the display panel using a data driver and providing an emission signal to the display panel using an emission driver.
  • the emission driver includes a plurality of stages. At least one of the plurality of stages receives a start signal, a first clock signal, a second clock signal, a protection signal, a first gate power voltage and a second gate power voltage and outputs the emission signal.
  • the at least one of the plurality of stages includes a pull-up switching element connected between a first gate power voltage terminal which receives the first gate power voltage and an emission signal output terminal which outputs the emission signal, a pull-down switching element connected between a second gate power voltage terminal which receives the second gate power voltage and the emission signal output terminal and a protection switching element which applies the first gate power voltage to a control electrode of the pull-down switching element in response to the protection signal.
  • the protection signal may turn on the protection switching element in an initial driving period and turn off the protection switching element in a normal driving period after the initial driving period.
  • a capacitance of a line applying the first gate power voltage may be greater than a capacitance of a line applying the protection signal.
  • the protection signal applied to the control electrode of the protection switching element may decrease faster than the first gate power voltage applied to the input electrode of the protection switching element so that the protection switching element may be turned on and the pull-down switching element may be turned off.
  • the stage of the emission driver includes a flashing preventing switching element so that the image flashing occurred at the initial driving period and the abnormal off situation may be prevented.
  • the display quality of the display panel may be enhanced.
  • relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another element as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. In an embodiment, when the device in one of the figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The term “lower,” can therefore, encompasses both an orientation of “lower” and “upper,” depending on the particular orientation of the figure.
  • Embodiments are described herein with reference to cross section illustrations that are schematic illustrations of idealized embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments described herein should not be construed as limited to the particular shapes of regions as illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. In an embodiment, a region illustrated or described as flat may, typically, have rough and/or nonlinear features. Moreover, sharp angles that are illustrated may be rounded. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region and are not intended to limit the scope of the claims.
  • FIG. 1 is a block diagram illustrating an embodiment of a display apparatus according to the invention.
  • the display apparatus includes a display panel 100 and a display panel driver.
  • the display panel driver includes a driving controller 200, a gate driver 300, a gamma reference voltage generator 400, a data driver 500 and an emission driver 600.
  • the display panel 100 includes a display region on which an image is displayed and a peripheral region adjacent to the display region.
  • the display panel 100 includes a plurality of gate lines GWL, GIL and GBL, a plurality of data lines DL, a plurality of emission lines EL and a plurality of pixels electrically connected to the gate lines GWL, GIL and GBL, the data lines DL and the emission lines EL.
  • the gate lines GWL, GIL and GBL extend in a first direction D1
  • the data lines DL extend in a second direction D2 crossing the first direction D1
  • the emission lines EL extend in the first direction D1.
  • the driving controller 200 receives input image data IMG and an input control signal CONT from an external apparatus (not shown).
  • the input image data IMG may include red image data, green image data and blue image data, for example.
  • the input image data IMG may include white image data.
  • the input image data IMG may include magenta image data, cyan image data and yellow image data.
  • the input control signal CONT may include a master clock signal and a data enable signal.
  • the input control signal CONT may further include a vertical synchronizing signal and a horizontal synchronizing signal.
  • the driving controller 200 generates a first control signal CONT1, a second control signal CONT2, a third control signal CONT3, a fourth control signal CONT4 and a data signal DATA based on the input image data IMG and the input control signal CONT.
  • the driving controller 200 generates the first control signal CONT1 for controlling an operation of the gate driver 300 based on the input control signal CONT, and outputs the first control signal CONT1 to the gate driver 300.
  • the first control signal CONT1 may include a vertical start signal and a gate clock signal.
  • the driving controller 200 generates the second control signal CONT2 for controlling an operation of the data driver 500 based on the input control signal CONT, and outputs the second control signal CONT2 to the data driver 500.
  • the second control signal CONT2 may include a horizontal start signal and a load signal.
  • the driving controller 200 generates the data signal DATA based on the input image data IMG
  • the driving controller 200 outputs the data signal DATA to the data driver 500.
  • the driving controller 200 generates the third control signal CONT3 for controlling an operation of the gamma reference voltage generator 400 based on the input control signal CONT, and outputs the third control signal CONT3 to the gamma reference voltage generator 400.
  • the driving controller 200 generates the fourth control signal CONT4 for controlling an operation of the emission driver 600 based on the input control signal CONT, and outputs the fourth control signal CONT4 to the emission driver 600.
  • the gate driver 300 generates gate signals driving the gate lines GWL, GIL and GBL in response to the first control signal CONT1 received from the driving controller 200.
  • the gate driver 300 may sequentially output the gate signals to the gate lines GWL, GIL and GBL.
  • the gate driver 300 may be integrated on the peripheral region of the display panel 100, for example.
  • the gate driver 300 may be disposed (e.g., mounted) on the peripheral region of the display panel 100, for example.
  • the gamma reference voltage generator 400 generates a gamma reference voltage VGREF in response to the third control signal CONT3 received from the driving controller 200.
  • the gamma reference voltage generator 400 provides the gamma reference voltage VGREF to the data driver 500.
  • the gamma reference voltage VGREF has a value corresponding to a level of the data signal DATA.
  • the gamma reference voltage generator 400 may be disposed in the driving controller 200, or in the data driver 500.
  • the data driver 500 receives the second control signal CONT2 and the data signal DATA from the driving controller 200, and receives the gamma reference voltages VGREF from the gamma reference voltage generator 400.
  • the data driver 500 converts the data signal DATA into data voltages having an analog type using the gamma reference voltages VGREF.
  • the data driver 500 outputs the data voltages to the data lines DL.
  • the emission driver 600 generates emission signals to drive the emission lines EL in response to the fourth control signal CONT4 received from the driving controller 200.
  • the emission driver 600 may output the emission signals to the emission lines EL.
  • the emission driver 600 may be integrated on the peripheral region of the display panel 100, for example.
  • the emission driver 600 may be disposed (e.g., mounted) on the peripheral region of the display panel 100, for example.
  • the gate driver 300 is disposed on a first side (e.g., left side) of the display panel 100 and the emission driver 600 is disposed on a second side (e.g., right side) of the display panel 100 opposite to the first side of the display panel 100 in FIG. 1 , the invention may not be limited thereto.
  • both the gate driver 300 and the emission driver 600 may be disposed on the same side with respect to the display panel 100. In an embodiment, both the gate driver 300 and the emission driver 600 may be integrated on the peripheral region on the same side with respect to the display region of the display panel 100, for example.
  • FIG. 2 is a circuit diagram illustrating a pixel of the display panel 100 of FIG. 1 .
  • FIG. 3 is a timing diagram illustrating input signals applied to the pixel of FIG. 2 .
  • the display panel 100 includes the plurality of the pixels.
  • Each pixel includes an organic light emitting element OLED.
  • the organic light emitting element OLED may be an organic light emitting diode OLED, for example.
  • the pixels receive a data write gate signal GW, a data initialization gate signal GI, an organic light emitting element initialization gate signal GB, the data voltage VDATA and the emission signal EM and the organic light emitting elements OLED of the pixels emit light corresponding to the level of the data voltage VDATA to display the image.
  • At least one of the pixels may include first to seventh pixel switching elements T1 to T7, a storage capacitor CST and the organic light emitting element OLED.
  • the first pixel switching element T1 includes a control electrode connected to a first pixel node N1, an input electrode connected to a second pixel node N2 and an output electrode connected to a third pixel node N3.
  • the first pixel switching element T1 may be a p-type thin film transistor ("TFT"), for example.
  • the control electrode of the first pixel switching element T1 may be a gate electrode, the input electrode of the first pixel switching element T1 may be a source electrode and the output electrode of the first pixel switching element T1 may be a drain electrode.
  • the second pixel switching element T2 includes a control electrode to which the data write gate signal GW is applied, an input electrode to which the data voltage VDATA is applied and an output electrode connected to the second pixel node N2.
  • the second pixel switching element T2 may be a p-type TFT, for example.
  • the control electrode of the second pixel switching element T2 may be a gate electrode, the input electrode of the second pixel switching element T2 may be a source electrode and the output electrode of the second pixel switching element T2 may be a drain electrode.
  • the third pixel switching element T3 includes a control electrode to which the data write gate signal GW is applied, an input electrode connected to the first pixel node N1 and an output electrode connected to the third pixel node N3.
  • the third pixel switching element T3 may be a p-type TFT, for example.
  • the control electrode of the third pixel switching element T3 may be a gate electrode, the input electrode of the third pixel switching element T3 may be a source electrode and the output electrode of the third pixel switching element T3 may be a drain electrode.
  • the fourth pixel switching element T4 includes a control electrode to which the data initialization gate signal GI is applied, an input electrode to which an initialization voltage VI is applied and an output electrode connected to the first pixel node N1.
  • the fourth pixel switching element T4 may be a p-type TFT, for example.
  • the control electrode of the fourth pixel switching element T4 may be a gate electrode, the input electrode of the fourth pixel switching element T4 may be a source electrode and the output electrode of the fourth pixel switching element T4 may be a drain electrode.
  • the fifth pixel switching element T5 includes a control electrode to which the emission signal EM is applied, an input electrode to which a high power voltage ELVDD is applied and an output electrode connected to the second pixel node N2.
  • the fifth pixel switching element T5 may be a p-type TFT, for example.
  • the control electrode of the fifth pixel switching element T5 may be a gate electrode, the input electrode of the fifth pixel switching element T5 may be a source electrode and the output electrode of the fifth pixel switching element T5 may be a drain electrode.
  • the sixth pixel switching element T6 includes a control electrode to which the emission signal EM is applied, an input electrode connected to the third pixel node N3 and an output electrode connected to an anode electrode of the organic light emitting element OLED.
  • the sixth pixel switching element T6 may be a p-type TFT, for example.
  • the control electrode of the sixth pixel switching element T6 may be a gate electrode, the input electrode of the sixth pixel switching element T6 may be a source electrode and the output electrode of the sixth pixel switching element T6 may be a drain electrode.
  • the seventh pixel switching element T7 includes a control electrode to which the organic light emitting element initialization gate signal GB is applied, an input electrode to which the initialization voltage VI is applied and an output electrode connected to the anode electrode of the organic light emitting element OLED.
  • the seventh pixel switching element T7 may be a p-type TFT, for example.
  • the control electrode of the seventh pixel switching element T7 may be a gate electrode, the input electrode of the seventh pixel switching element T7 may be a source electrode and the output electrode of the seventh pixel switching element T7 may be a drain electrode.
  • the storage capacitor CST includes a first electrode to which the high power voltage ELVDD is applied and a second electrode connected to the first pixel node N1.
  • the organic light emitting element OLED includes the anode electrode and a cathode electrode.
  • a low power voltage ELVSS may be applied to the cathode electrode.
  • the first pixel node N1 and the storage capacitor CST are initialized in response to the data initialization gate signal GI.
  • of the first pixel switching element T1 is compensated and the data voltage VDATA of which the threshold voltage
  • the anode electrode of the organic light emitting element OLED is initialized in response to the organic light emitting element initialization gate signal GB.
  • the organic light emitting element OLED emit the light in response to the emission signal EM so that the display panel 100 displays the image.
  • the data initialization gate signal GI may have an active level.
  • the active level of the data initialization gate signal GI may be a low level, for example.
  • the fourth pixel switching element T4 is turned on so that the initialization voltage (hereinafter, also referred to as "initialization signal") VI may be applied to the first pixel node N1.
  • the data initialization gate signal GI[N] of a current stage may be a scan signal SCAN[N-1] of a previous stage.
  • the data write gate signal GW may have an active level.
  • the active level of the data write gate signal GW may be a low level, for example.
  • the second pixel switching element T2 and the third pixel switching element T3 are turned on.
  • the first pixel switching element T1 is turned on in response to the initialization signal VI.
  • the data write gate signal GW[N] of the current stage may be a scan signal SCAN[N] of the current stage.
  • of the first pixel switching element T1 from the data voltage VDATA may be charged at the first pixel node N1 along a path generated by the first to third pixel switching elements T1, T2 and T3.
  • the organic light emitting element initialization gate signal GB may have an active level.
  • the active level of the organic light emitting element initialization gate signal GB may be a low level, for example.
  • the seventh pixel switching element T7 is turned on so that the initialization signal VI may be applied to the anode electrode of the organic light emitting element OLED.
  • the organic light emitting element initialization gate signal GB[N] of the current stage may be a scan signal SCAN[N+1] of a next stage.
  • the active duration of the organic light emitting element initialization gate signal GB may be different from the active duration of the data write gate signal GW in the illustrated embodiment, the active duration of the organic light emitting element initialization gate signal GB may be same as the active duration of the data write gate signal GW.
  • the organic light emitting element initialization gate signal GB of the current stage may be a scan signal SCAN[N] of the current stage, for example.
  • the control electrode of the seventh pixel switching element T7 may be connected to the control electrode of the second pixel switching element T2.
  • the emission signal EM (e.g., EM[N]) may have an active level.
  • the active level of the emission signal EM may be a low level.
  • the emission signal EM has the active level, the fifth pixel switching element T5 and the sixth pixel switching element T6 are turned on.
  • the first pixel switching element T1 is turned on by the data voltage VDATA.
  • a driving current flows through the fifth pixel switching element T5, the first pixel switching element T1 and the sixth pixel switching element T6 to drive the organic light emitting element OLED.
  • An intensity of the driving current may be determined by the level of the data voltage VDATA.
  • a luminance of the organic light emitting element OLED is determined by the intensity of the driving current.
  • Equation 1 i is a mobility of the first pixel switching element T1.
  • Cox is a capacitance per unit area of the first pixel switching element T1.
  • W/L is a width to length ratio of the first pixel switching element T1.
  • VSG is a voltage between the input electrode (i.e., second pixel node N2) of the first pixel switching element T1 and the first pixel node (also referred to as a control pixel node) N1 of the first pixel switching element T1.
  • is the threshold voltage of the first pixel switching element T1.
  • during the second duration DU2 may be represented as following Equation 2.
  • VG VDATA ⁇ VTH
  • the driving voltage VOV and the driving current ISD may be represented as following Equations 3 and 4.
  • Equation 3 VS is a voltage of the second pixel node N2.
  • is compensated during the second duration DU2, so that the driving current ISD may be determined regardless of the threshold voltage
  • FIG. 4 is a block diagram illustrating the emission driver 600 of FIG. 1 .
  • FIG. 5 is a circuit diagram illustrating a stage of the emission driver 600 of FIG. 4 .
  • FIG. 6 is a timing diagram illustrating an input signal, an output signal and a control signal of the stage of FIG. 5 .
  • the emission driver 600 includes a plurality of stages ST1 to STM where M is a natural number.
  • the stages ST1 to STM output the emission signal EM to a display region of the display panel 100.
  • the number of the stages ST1 to STM may be same as the number of the emission lines EL of the display region, for example.
  • the number of the stages ST1 to STM may be same as the number of pixel rows of the display region of the display panel 100, for example.
  • At least one of the stages ST1 to STM may receive a start signal STR, a first clock signal CLK1, a second clock signal CLK2, a protection signal ESR, a first gate power voltage VGH and a second gate power voltage VGL and output the emission signal EM.
  • the first gate power voltage VGH is a high gate power voltage.
  • the second gate power voltage VGL is a low gate power voltage.
  • a timing of the first clock signal CLK1 may be different from the second clock signal CLK2.
  • Each stage ST1 to STM outputs the emission signal EM and the emission signal EM is inputted to an input terminal of a next stage.
  • a start signal of the stage may be the emission signal EM of a previous stage.
  • the first stage does not have a previous stage so that a start signal STR may be inputted to an input terminal of the first stage ST1.
  • An emission signal EM[1] of the first stage ST1 is outputted to the display region through a first emission line.
  • the emission signal EM[1] of the first stage ST1 is applied to an input terminal of a second stage ST2.
  • An emission signal EM[2] of the second stage ST2 is outputted to the display region through a second emission line.
  • the emission signal EM[2] of the second stage ST2 is applied to an input terminal of a third stage ST3.
  • An emission signal EM[3] of the third stage ST3 is outputted to the display region through a third emission line.
  • the emission signal EM[3] of the third stage ST3 is applied to an input terminal of a fourth stage ST4 (not shown in FIG. 4 ).
  • An emission signal EM[M] of an M-th stage STM is outputted to the display region through an M-th emission line.
  • the emission signal EM[M-1] of an (M-1)-th stage is applied to an input terminal of th M-th stage STM.
  • the first clock signal CLK1 and the second clock signal CLK2 may be alternately applied to the stages.
  • the first clock signal CLK1 may be applied to a first clock terminal of the first stage ST1 and the second clock signal CLK2 may be applied to a second clock terminal of the first stage ST1, for example.
  • the second clock signal CLK2 may be applied to a first clock terminal of the second stage ST2 and the first clock signal CLK1 may be applied to a second clock terminal of the second stage ST2.
  • the first clock signal CLK1 may be applied to a first clock terminal of the third stage ST3 and the second clock signal CLK2 may be applied to a second clock terminal of the third stage ST3.
  • At least one of the stages ST1 to STM may include a ninth switching element M9 connected between a first gate power voltage terminal to which the first gate power voltage VGH is applied and an emission signal output terminal outputting the emission signal EM and a tenth switching element M10 connected between a second gate power voltage terminal to which the second gate power voltage VGL is applied and the emission signal output terminal.
  • the ninth switching element M9 may be a pull-up switching element pulling up the emission signal EM to the first gate power voltage VGH.
  • the tenth switching element M10 may be a pull-down switching element pulling down the emission signal EM to the second gate power voltage VGL.
  • the stage may further include a thirteenth switching element M13 applying the first gate power voltage VGH to a control electrode of the tenth switching element M10 in response to the protection signal ESR.
  • the thirteenth switching element M13 is also referred to as a protection switching element.
  • the stage may include a pull-down part for operating of pulling down the emission signal EM to the second gate power voltage VGL.
  • the pull-down part may include a first switching element M1, a second switching element M2, a third switching element M3, the tenth switching element M10 and a twelfth switching element M12.
  • the first switching element M1 may output the start signal (STR or EM of the previous stage) to a fourth node X4 in response to the first clock signal CLK1.
  • a control electrode of the first switching element M1 may be connected to the first clock terminal to which the first clock signal CLK1 is applied.
  • An input electrode of the first switching element M1 may be connected to an input terminal IN to which an input signal (e.g., the start signal) is applied.
  • An output electrode of the first switching element M1 may be connected to the fourth node X4.
  • the second switching element M2 may output the first gate power voltage VGH to a second node X2 in response to a voltage of a first node X1.
  • a control electrode of the second switching element M2 may be connected to the first node X1.
  • An input electrode of the second switching element M2 may be connected to the first gate power voltage terminal.
  • An output electrode of the second switching element M2 may be connected to the second node X2.
  • the third switching element M3 may output the second clock signal CLK2 to the second node X2 in response to a voltage of a third node X3.
  • a control electrode of the third switching element M3 may be connected to the third node X3.
  • An input electrode of the third switching element M3 may be connected to the second clock terminal to which the second clock signal CLK2 is applied.
  • An output electrode of the third switching element M3 may be connected to the second node X2.
  • the tenth switching element M10 may output the second gate power voltage VGL to the emission signal output terminal outputting the emission signal EM in response to a voltage of an eighth node X8.
  • a control electrode of the tenth switching element M10 may be connected to the eighth node X8.
  • An input electrode of the tenth switching element M10 may be connected to the second gate power voltage terminal.
  • An output electrode of the tenth switching element M10 may be connected to the emission signal output terminal.
  • the twelfth switching element M12 may output a voltage of the fourth node X4 to the eighth node X8 in response to the second gate power voltage VGL.
  • a control electrode of the twelfth switching element M12 may be connected to the second gate power voltage terminal.
  • An input electrode of the twelfth switching element M12 may be connected to the fourth node X4.
  • An output electrode of the twelfth switching element M12 may be connected to the eighth node X8.
  • the stage may include a pull-up part for operating of pulling up the emission signal EM to the first gate power voltage VGH.
  • the pull-up part may include a fourth switching element M4, a fifth switching element M5, a sixth switching element M6, a seventh switching element M7, an eighth switching element M8, the ninth switching element M9 and an eleventh switching element M11.
  • the fourth switching element M4 may output the first clock signal CLK1 to the first node X1 in response to the voltage of the fourth node X4.
  • a control electrode of the fourth switching element M4 may be connected to the fourth node X4.
  • An input electrode of the fourth switching element M4 may be connected to the first clock terminal.
  • An output electrode of the fourth switching element M4 may be connected to the first node X1.
  • the fifth switching element M5 may output the second gate power voltage VGL to the first node X1 in response to the first clock signal CLK1.
  • a control electrode of the fifth switching element M5 may be connected to the first clock terminal.
  • An input electrode of the fifth switching element M5 may be connected to the second gate power voltage terminal.
  • An output electrode of the fifth switching element M5 may be connected to the first node X1.
  • the sixth switching element M6 may connect a fifth node X5 to a seventh node X7 in response to the second clock signal CLK2.
  • a control electrode of the sixth switching element M6 may be connected to the second clock terminal.
  • An input electrode of the sixth switching element M6 may be connected to the fifth node X5.
  • An output electrode of the sixth switching element M6 may be connected to the seventh node X7.
  • the seventh switching element M7 may output the second clock signal CLK2 to the fifth node X5 in response to a voltage of the sixth node X6.
  • a control electrode of the seventh switching element M7 may be connected to the sixth node X6.
  • An input electrode of the seventh switching element M7 may be connected to the second clock terminal.
  • An output electrode of the seventh switching element M7 may be connected to the fifth node X5.
  • the eighth switching element M8 may output the first gate power voltage VGH to the seventh node X7 in response to the voltage of the fourth node X4.
  • a control electrode of the eighth switching element M8 may be connected to the fourth node X4.
  • An input electrode of the eighth switching element M8 may be connected to the first gate power voltage terminal.
  • An output electrode of the eighth switching element M8 may be connected to the seventh node X7.
  • the ninth switching element M9 may output the first gate power voltage VGH to the emission signal output terminal in response to the voltage of the seventh node X7.
  • a control electrode of the ninth switching element M9 may be connected to the seventh node X7.
  • An input electrode of the ninth switching element M9 may be connected to the first gate power voltage terminal.
  • An output electrode of the ninth switching element M9 may be connected to the emission signal output terminal.
  • the eleventh switching element M11 may connect the first node X1 to the sixth node X6 in response to the second gate power voltage VGL.
  • a control electrode of the eleventh switching element M11 may be connected to the second gate power voltage terminal.
  • An input electrode of the eleventh switching element M11 may be connected to the first node X1.
  • An output electrode of the eleventh switching element M11 may be connected to the sixth node X6.
  • the stage may further include a first capacitor C1, a second capacitor C2 and a third capacitor C3.
  • the first capacitor C1 may include a first electrode connected to the first gate power voltage terminal and a second electrode connected to the seventh node X7.
  • the second capacitor C2 may include a first electrode connected to the fifth node X5 and a second electrode connected to the sixth node X6.
  • the third capacitor C3 may include a first electrode connected to the second node X2 and a second electrode connected to the third node X3.
  • the first capacitor C1 may be a stabilization capacitor for stabilizing the voltage of the seventh node X7.
  • the second capacitor C2 may be a boosting capacitor for pulling down the voltage of the seventh node X7 to a low level.
  • the third capacitor C3 may be a boosting capacitor for pulling down the voltage of the eighth node X8 to a low level.
  • the thirteenth switching element M13 may be connected to the fourth node X4.
  • the fourth node X4 may be also referred to as a Q node.
  • the eighth node X8 is connected to the fourth node X4 in response to the second gate power voltage VGL applied to the twelfth switching element M12 so that the eighth node X8 may be also referred to as the Q node.
  • the seventh node X7 may be also referred to as a QB node.
  • the first to thirteenth switching elements M1 to M13 may be p-type TFTs, for example.
  • the control electrodes of the first to thirteenth switching elements M1 to M13 may be gate electrodes, the input electrodes of the first to thirteenth switching elements M1 to M13 may be source electrodes and the output electrodes of the first to thirteenth switching elements M1 to M13 may be drain electrodes.
  • the voltage of the fourth node X4 increases to the high level VGH applied to the input terminal IN.
  • the term “low level VGL” may mean a level of the second gate power voltage VGL
  • the term “high level VGH” may mean a level of the first gate power voltage VGH for convenience.
  • the voltage of the fourth node X4 decreases to a first low level (e.g. VGL)
  • the voltage of the seventh node X7 increases to the high level VGH
  • the emission signal EM decreases to an intermediate level VGL+2
  • of the emission signal EM has a level slightly higher than the second gate power voltage VGL.
  • of the emission signal EM may be a threshold voltage of the first switching element M1 and a threshold voltage of the tenth switching element M10.
  • the emission signal EM decreases from the VGL+2
  • the display panel 100 may be turned on.
  • the emission signal EM may temporally have the intermediate level VGL+2
  • the second clock signal CLK2 swings between the first low level VGL and the second low level 2VGL according to the waveform of the second clock signal CLK2.
  • FIG. 7 is a conceptual diagram illustrating an abnormal off operation of the emission driver of FIG. 1 when the stage of FIG. 5 does not include the thirteenth switching element M13.
  • FIG. 7 illustrates the stage of FIG. 5 except that the stage does not include the thirteenth switching element M13 to explain the function of the thirteenth switching element M13.
  • FIG. 7 assumes a situation in which the display apparatus is turned off abnormally and suddenly, and, for example, the abnormal off situation may be an instantaneous detachment of a battery.
  • the first gate power voltage VGH, the second gate power voltage VGL, the first clock signal CLK1 and the second clock signal CLK2 may gradually return to a ground level GND in an abnormal off situation.
  • the emission signal EM may have the low level VGL
  • the voltage of the fourth node X4 may have the second low level 2VGL
  • the voltage of the seventh node X7 may have the high level, for example.
  • the tenth switching element M10 may have a turned-on state by the voltage of the fourth node X4.
  • the voltage of the seventh node X7 decreases to the ground level GND so that the ninth switching element M9 and the tenth switching element M10 may be simultaneously turned on.
  • the ninth switching element M9 and the tenth switching element M10 are simultaneously turned on, the first gate power voltage VGH and the second gate power voltage VGL may be shorted so that the all of the emission signal EM of the emission driver 600 may instantly have the ground level GND
  • the low level is applied to the fifth pixel switching element T5 of FIG. 2 and the sixth pixel switching element T6 of FIG. 2 so that the display panel 100 may flash as a whole.
  • FIG. 8A is a conceptual diagram illustrating an embodiment of an abnormal off operation of the emission driver of FIG. 1 according to the invention.
  • FIG. 8A illustrates the stage of FIG. 5 including the thirteenth switching element M13.
  • FIG. 8A assumes a situation in which the display apparatus is turned off abnormally and suddenly as assumed in FIG. 7 .
  • the protection signal ESR applied to the thirteenth switching element M13 may turn on the thirteenth switching element M13 in an initial driving period and may turn off the thirteenth switching element M13 in a normal driving period after the initial driving period.
  • the display apparatus Before the abnormal off situation, the display apparatus may be normally driven so that the protection signal ESR may have a high level and the thirteenth switching element M13 may have a turned-off state.
  • a capacitance of a line applying the first gate power voltage VGH may be greater than a capacitance of a line applying the protection signal ESR.
  • a width of the line applying the first gate power voltage VGH may be greater than a width of the line applying the protection signal ESR.
  • a load of the line applying the first gate power voltage VGH may be greater than a load of the line applying the protection signal ESR.
  • An average level of the first gate power voltage VGH is substantially greater than an average level of the protection signal ESR.
  • the protection signal ESR applied to the control electrode of the thirteenth switching element M13 decreases faster than the first gate power voltage VGH applied to the input electrode of the thirteenth switching element M13 so that the thirteenth switching element M13 is turned on and the tenth switching element M10 is turned off.
  • the tenth switching element M10 is turned off in the abnormal off situation so that the ninth switching element M9 and the tenth switching element M10 are not simultaneously turned on unlike FIG. 7 .
  • the first gate power voltage VGH and the second gate power voltage VGL are not shorted so that the flashing of the display panel 100 may be prevented.
  • FIG. 8B is a conceptual diagram illustrating an embodiment of an abnormal off operation of the emission driver of FIG. 1 according to the invention.
  • each of the switching elements of the stage of the emission driver 600 may include dual gate electrodes.
  • the stage of the emission driver 600 may include dual gate switching elements M1, M1-1, M2, M2-1, M3, M3-1, M4, M4-1, M5, M5-1, M6, M6-1, M7, M7-1, M8, M8-1, M9, M9-1, M10, M10-1, M11, M11-1, M12, M12-1, M13 and M13-1.
  • the dual gate switching element may include switching elements forming a pair and connected to each other in series.
  • the circuit diagram of FIG. 8B may be substantially the same as the circuit diagram of FIG. 8A except that each of the switching elements of the stage of the emission driver 600 is the dual gate switching element.
  • FIG. 9 is a timing diagram illustrating an initial driving operation of the emission driver of FIG. 1 when the stage of FIG. 5 does not include the thirteenth switching element.
  • FIG. 10 is a conceptual diagram illustrating the initial driving operation of the emission driver of FIG. 1 when the stage of FIG. 5 does not include the thirteenth switching element.
  • FIGS. 9 and 10 illustrate the stage of FIG. 5 except that the stage does not include the thirteenth switching element M13 to explain the function of the thirteenth switching element M13.
  • the start signal STR may have the first gate power voltage VGH
  • the first clock signal CLK1 may have the second gate power voltage VGL
  • the second clock signal CLK2 may have the second gate power voltage VGL.
  • the start signal STR is applied to a first stage and both of the first clock signal CLK1 and the second clock signal CLK2 of the first stage may have a low level. Accordingly, the control electrode of the ninth switching element M9 may have the low level and the control electrode of the tenth switching element M10 may have the high level. Then, the ninth switching element M9 is turned on and the tenth switching element M10 is turned off so that the emission signal EM may output the high level.
  • the high level of the emission signal EM outputted from the first stage is applied to a next stage as a carry signal so that the stages of the emission driver 600 respectively output the emission signal EM in a cascade manner.
  • a propagation delay may be generated by a wiring resistance RC and a load capacitance CL.
  • the ninth switching element M9 when the ninth switching element M9 is tuned on, the tenth switching element M10 is desirable to be turned off.
  • the tenth switching element M10 when the ninth switching element M9 is tuned on, the tenth switching element M10 may be turned on due to the propagation delay so that the ninth switching element M9 and the tenth switching element M10 may be simultaneously turned on.
  • the ninth switching element M9 and the tenth switching element M10 are simultaneously turned on, the first gate power voltage VGH and the second gate power voltage VGL may be shorted so that the all of the emission signal EM of the emission driver 600 may instantly have the ground level GND
  • the low level is applied to the fifth pixel switching element T5 of FIG. 2 and the sixth pixel switching element T6 of FIG. 2 so that the display panel 100 may flash as a whole.
  • FIG. 11 is a timing diagram illustrating an initial driving operation of the emission driver 600 of FIG. 1 .
  • FIG. 12 is a conceptual diagram illustrating the initial driving operation of the emission driver 600 of FIG. 1 .
  • FIGS. 11 and 12 illustrate the stage of FIG. 5 including the thirteenth switching element M13.
  • FIGS. 11 and 12 represent an operation of the emission driver 600 in the initial driving period INITIAL.
  • the start signal STR may have the first gate power voltage VGH
  • the first clock signal CLK1 may have the second gate power voltage VGL
  • the second clock signal CLK2 may have the second gate power voltage VGL.
  • the protection signal ESR may turn on the thirteenth switching element M13 in the initial driving period INITIAL and may turn off the thirteenth switching element M13 in a normal driving period after the initial driving period INITIAL.
  • the protection signal ESR may have the second gate power voltage VGL in the initial driving period INITIAL, for example.
  • the thirteenth switching element M13 is turned on by the low level of the protection signal ESR and the fourth node X4 is initialized to the first gate power voltage VGH.
  • the tenth switching element M10 is surely turned off.
  • the tenth switching element M10 is turned off in the initial driving period INITIAL so that the ninth switching element M9 and the tenth switching element M10 are not simultaneously turned on unlike FIG. 10 .
  • the first gate power voltage VGH and the second gate power voltage VGL are not shorted so that the flashing of the display panel 100 may be prevented.
  • the stage of the emission driver 600 includes the flashing preventing switching element M13 so that the image flashing occurred at the initial driving period and the abnormal off situation may be prevented.
  • the display quality of the display panel may be enhanced.
  • FIG. 13 is a circuit diagram illustrating an embodiment of a stage of an emission driver of a display apparatus according to the invention.
  • the emission driver, the display apparatus and the method of driving the display apparatus in the illustrated embodiment is substantially the same as the emission driver, the display apparatus and the method of driving the display apparatus of the previous embodiment explained referring to FIGS. 1 to 12 except for the connection of the thirteenth switching element.
  • the same reference numerals will be used to refer to the same or like parts as those described in the previous embodiment of FIGS. 1 to 12 and any repetitive explanation concerning the above elements will be omitted.
  • At least one of the stages may include a ninth switching element M9 connected between a first gate power voltage terminal to which the first gate power voltage VGH is applied and an emission signal output terminal outputting the emission signal EM and a tenth switching element M10 connected between a second gate power voltage terminal to which the second gate power voltage VGL is applied and the emission signal output terminal.
  • the ninth switching element M9 may be a pull-up switching element pulling up the emission signal EM to the first gate power voltage VGH.
  • the tenth switching element M10 may be a pull-down switching element pulling down the emission signal EM to the second gate power voltage VGL.
  • the stage may further include a thirteenth switching element M13 applying the first gate power voltage VGH to a control electrode of the tenth switching element M10 in response to the protection signal ESR.
  • the eighth node X8 may be connected to the thirteenth switching element M13.
  • each of the switching elements of the stage of the emission driver 600 of FIG. 13 may include dual gate electrodes similarly to FIG. 8B , for example.
  • the stage of the emission driver 600 includes the flashing preventing switching element M13 so that the image flashing occurred at the initial driving period and the abnormal off situation may be prevented.
  • the display quality of the display panel may be enhanced.
  • the display quality of the display panel may be enhanced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP21175429.6A 2020-05-22 2021-05-21 Emissionstreiber, anzeigevorrichtung damit und verfahren zur ansteuerung einer anzeigevorrichtung Pending EP3913615A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020200061893A KR20210145048A (ko) 2020-05-22 2020-05-22 에미션 구동부, 이를 포함하는 표시 장치 및 이를 이용한 표시 장치의 구동 방법

Publications (1)

Publication Number Publication Date
EP3913615A1 true EP3913615A1 (de) 2021-11-24

Family

ID=76059824

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21175429.6A Pending EP3913615A1 (de) 2020-05-22 2021-05-21 Emissionstreiber, anzeigevorrichtung damit und verfahren zur ansteuerung einer anzeigevorrichtung

Country Status (4)

Country Link
US (2) US11587513B2 (de)
EP (1) EP3913615A1 (de)
KR (1) KR20210145048A (de)
CN (1) CN113707096A (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210145048A (ko) * 2020-05-22 2021-12-01 삼성디스플레이 주식회사 에미션 구동부, 이를 포함하는 표시 장치 및 이를 이용한 표시 장치의 구동 방법
KR20220125871A (ko) * 2021-03-04 2022-09-15 삼성디스플레이 주식회사 픽셀 및 이를 포함하는 표시 장치
KR20230044068A (ko) * 2021-09-24 2023-04-03 삼성디스플레이 주식회사 스윕 신호 구동부와 그를 포함한 표시 장치
CN117501341A (zh) * 2022-02-28 2024-02-02 京东方科技集团股份有限公司 显示基板和显示装置
CN117542317B (zh) * 2023-12-19 2024-07-05 惠科股份有限公司 发光驱动电路及显示面板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090225068A1 (en) * 2008-03-04 2009-09-10 Seon-I Jeong Emission driver and organic light emitting display using the same
US20120188290A1 (en) * 2011-01-21 2012-07-26 Dong-Wook Park Driver and display device using the same
US20160155409A1 (en) * 2014-12-02 2016-06-02 Lg Display Co., Ltd. Display panel and method of driving the same
US20190318690A1 (en) * 2018-04-16 2019-10-17 Samsung Display Co., Ltd. Display device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100969784B1 (ko) 2008-07-16 2010-07-13 삼성모바일디스플레이주식회사 유기전계발광표시장치 및 그의 구동방법
KR101944465B1 (ko) 2011-01-06 2019-02-07 삼성디스플레이 주식회사 발광 제어선 구동부 및 이를 이용한 유기전계발광 표시장치
KR101881853B1 (ko) 2012-02-29 2018-07-26 삼성디스플레이 주식회사 에미션 구동 유닛, 에미션 구동부 및 이를 포함하는 유기 발광 표시 장치
US10199818B2 (en) * 2015-04-03 2019-02-05 Integrated Device Technology, Inc. System and method for wireless power transfer using over-voltage protection
KR102463953B1 (ko) 2016-05-25 2022-11-08 삼성디스플레이 주식회사 발광 제어 구동부 및 이를 포함하는 표시 장치
KR102519364B1 (ko) * 2018-03-16 2023-04-10 삼성디스플레이 주식회사 게이트 구동부, 이를 포함하는 표시 장치 및 이를 이용한 표시 패널의 구동 방법
KR20210145048A (ko) * 2020-05-22 2021-12-01 삼성디스플레이 주식회사 에미션 구동부, 이를 포함하는 표시 장치 및 이를 이용한 표시 장치의 구동 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090225068A1 (en) * 2008-03-04 2009-09-10 Seon-I Jeong Emission driver and organic light emitting display using the same
US20120188290A1 (en) * 2011-01-21 2012-07-26 Dong-Wook Park Driver and display device using the same
US20160155409A1 (en) * 2014-12-02 2016-06-02 Lg Display Co., Ltd. Display panel and method of driving the same
US20190318690A1 (en) * 2018-04-16 2019-10-17 Samsung Display Co., Ltd. Display device

Also Published As

Publication number Publication date
US11587513B2 (en) 2023-02-21
KR20210145048A (ko) 2021-12-01
US20230197016A1 (en) 2023-06-22
CN113707096A (zh) 2021-11-26
US12039939B2 (en) 2024-07-16
US20210366408A1 (en) 2021-11-25

Similar Documents

Publication Publication Date Title
EP3913615A1 (de) Emissionstreiber, anzeigevorrichtung damit und verfahren zur ansteuerung einer anzeigevorrichtung
EP1755104B1 (de) Organische lichtemittierende Anzeige (OLED)
EP2261884B1 (de) Pixel einer OLED Anzeige und entsprechende Anzeige
EP2234093B1 (de) Organische lichtemittierende Anzeigevorrichtung
KR101760090B1 (ko) 화소 및 이를 이용한 유기전계발광 표시장치
US20070285359A1 (en) Display apparatus
KR100645698B1 (ko) 화소 및 이를 이용한 발광 표시장치와 그의 구동방법
US11217177B2 (en) Emission driver and display device including the same
US9277622B2 (en) Emission control line driver
EP1764771A2 (de) Organische Elektrolumineszenzanzeigevorrichtung
KR20170132016A (ko) Oled 표시 장치 및 그의 구동 방법
EP2192571A2 (de) Organische lichtemittierende Anzeigevorrichtung und zugehöriges Antriebsverfahren
US20170124950A1 (en) Pixel and organic light emitting display device using the pixel
US9095030B2 (en) Pixel and organic light emitting display device using the pixel
EP1884912A2 (de) Lichtemittierende Anzeige
EP1895497A1 (de) Pixel und elektrolumineszente Anzeigen damit
US9852690B2 (en) Drive method and display device
US11398191B2 (en) Timing controller, organic light-emitting display apparatus, and driving method thereof
US10692431B2 (en) Gate driver, display apparatus having the same and method of driving display panel using the same
EP3961614A1 (de) Anzeigevorrichtung und verfahren zur ansteuerung einer anzeigetafel unter verwendung davon
US11568824B2 (en) Electroluminescence display device
US20220230586A1 (en) Pixels, display device comprising pixels, and driving method therefor
KR101947577B1 (ko) 화소 회로와 그 구동 방법 및 이를 이용한 유기 발광 표시 장치
CN108230998B (zh) 发射控制驱动电路、发射控制驱动器及有机发光显示装置
US10127877B2 (en) Display device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

B565 Issuance of search results under rule 164(2) epc

Effective date: 20210916

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20220523

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20230209

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230516