EP3900322A1 - Wide-area single-photon detector with time-gating capability - Google Patents
Wide-area single-photon detector with time-gating capabilityInfo
- Publication number
- EP3900322A1 EP3900322A1 EP19824346.1A EP19824346A EP3900322A1 EP 3900322 A1 EP3900322 A1 EP 3900322A1 EP 19824346 A EP19824346 A EP 19824346A EP 3900322 A1 EP3900322 A1 EP 3900322A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- photosensitive device
- photodetector
- module
- photon
- photosensitive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F30/00—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
- H10F30/20—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
- H10F30/21—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation
- H10F30/22—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes
- H10F30/225—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes the potential barrier working in avalanche mode, e.g. avalanche photodiodes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S17/00—Systems using the reflection or reradiation of electromagnetic waves other than radio waves, e.g. lidar systems
- G01S17/02—Systems using the reflection of electromagnetic waves other than radio waves
- G01S17/06—Systems determining position data of a target
- G01S17/08—Systems determining position data of a target for measuring distance only
- G01S17/10—Systems determining position data of a target for measuring distance only using transmission of interrupted, pulse-modulated waves
- G01S17/18—Systems determining position data of a target for measuring distance only using transmission of interrupted, pulse-modulated waves wherein range gates are used
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S17/00—Systems using the reflection or reradiation of electromagnetic waves other than radio waves, e.g. lidar systems
- G01S17/88—Lidar systems specially adapted for specific applications
- G01S17/89—Lidar systems specially adapted for specific applications for mapping or imaging
- G01S17/894—Three-dimensional [3D] imaging with simultaneous measurement of time-of-flight at a two-dimensional [2D] array of receiver pixels, e.g. time-of-flight cameras or flash lidar
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/48—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S17/00
- G01S7/483—Details of pulse systems
- G01S7/486—Receivers
- G01S7/4861—Circuits for detection, sampling, integration or read-out
- G01S7/4863—Detector arrays, e.g. charge-transfer gates
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/77—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components
- H04N25/772—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising A/D, V/T, V/F, I/T or I/F converters
- H04N25/773—Pixel circuitry, e.g. memories, A/D converters, pixel amplifiers, shared circuits or shared components comprising A/D, V/T, V/F, I/T or I/F converters comprising photon counting circuits, e.g. single photon detection [SPD] or single photon avalanche diodes [SPAD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/12—Image sensors
- H10F39/18—Complementary metal-oxide-semiconductor [CMOS] image sensors; Photodiode array image sensors
Definitions
- the present invention relates to the field of photodetectors, in particular solid-state single-photon detectors, and even more particularly single-photon detectors having time-gating capabilities and a wide photosensitive area.
- Diffuse optics is the study of photon propagation in highly scattering media.
- NIRS Near-Infrared Spectroscopy
- CW-NIRS continuous wave
- TD-NIRS time-domain or time-resolved TD- NIRS
- sine wave modulated frequency-domain or frequency- resolved FD-NIRS
- TD-NIRS can be exploited for functional brain imaging, muscle oxygenation monitoring, cancer detection, fruit quality assessment, and many other applications.
- TD-NIRS provides higher information content, sensitivity, penetration in the medium and insensibility to motion artifacts.
- pulses of laser light are injected into the sample under analysis (e.g. by using optical fibers) and the light re-emitted from the sample is collected by a photodetector (in the present description the terms “photodetector” and “detector” will be used interchangeably) with single-photon sensitivity.
- the photodetector must have a sufficiently large sensitive area (e.g. more than 1 mm 2 ).
- TD-NIRS can take advantage by the so-called “fast time-gated acquisition” technique, combined with a short distance between the point where photons hit the medium (i.e. injection or source point) and the point where backscattered photons are collected (i.e. collection or detector point) on the sample under investigation.
- the “fast time-gated” of “fast-gated” approach consists of turning ON (photons can be detected) and OFF (no photon can be detected) very quickly the photodetector in order to select only the useful photons from the re-emitted light, i.e. to enable the detection only during well-defined time intervals (when the useful photons are expected to arrive).
- a “fast time-gating” approach in particular, consists of switching the photodetector between the OFF state and the ON state with sub-nanosecond transition times, more likely in the range of few hundreds of picoseconds, while still being able to detect photons even during the transition and just after.
- Approaches where only the readout circuit is gated see for example“A 64 c 64-Pixels Digital Silicon Photomultiplier Direct TOF Sensor With 100- MPhotons/s/pixel Background Rejection and Imaging/Altimeter Mode With 0.14% Precision Up To 6 km for Spacecraft Navigation and Landing,” by M. Perenzoni, et al, IEEE Journal of Solid-State Circuits, vol. 52, no. 1 , pp.
- the fast time-gating approach improves the measurement dynamic range by several orders of magnitude, by rejecting the intense burst of photons arriving at early times with respect to those coming back from deeper layers of the medium. Indeed, these early-arriving photons provide only information about superficial and outer layers of the sample under investigation (since they travelled only through shallow tissues) and even worst they can saturate (or even damage in some cases) the detector.
- LiDAR Single-photon Light Detection and Ranging
- the LiDAR technique is typically used to reconstruct a spatial map of objects surrounding a location, by measuring the time-of-flight of light pulses emitted by a laser, reflected back by an object, and detected by a single-photon detector.
- a 3D map of the surrounding space is reconstructed either by scanning the scene with a point-like photon source and detector or by flash illuminating the scene and by acquiring the returning photons through imaging detectors (or through a combination of arrays of detectors, lasers and scanners).
- the single-photon detector can exploit a “fast time-gating” technique to select only photons reflected by objects within a well-defined depth range (i.e. within a time-gated window), thus avoiding unwanted detections from other objects outside the region of interest (e.g. in front of or behind the objects under investigation), hence limiting the background photons.
- the laser source and the detector can be either along the line-of-sight to the object or hidden by other obstacles in a non-line- of-sight configuration (e.g. around a corner).
- LiDAR can be used in the automotive field (e.g. advanced driver-assistance systems - ADAS, self-driving cars), for industrial automation, for non-contact interaction (e.g. in gaming, with electronic media devices), etc.
- Single-Photon Avalanche Diodes are solid-state single photon detectors that can be used both in diffuse optics applications, in particular for fast time-gated operation, and also in time-of-flight imaging applications, as well as in many other applications.
- a SPAD is a p-n junction reversed biased above the breakdown voltage, operating in the so-called“Geiger-mode regime”.
- a single photon impinging on the optically active (or, simply, active, or photosensitive) area of the SPAD can generate a carrier pair (electron and hole) able to trigger a charge multiplication avalanche process, resulting in a macroscopic avalanche current pulse, marking the arrival time of that photon.
- the SPAD biasing voltage may be kept below breakdown in correspondence with the arrival of unwanted photons (e.g. early photons exiting from the outer layers of the investigated sample or photon reflected by objects near the light source), and then swiftly driven above breakdown for detecting the desired signal (e.g. late photons emerging from the deeper layers of the sample or photons reflected by distant objects).
- unwanted photons e.g. early photons exiting from the outer layers of the investigated sample or photon reflected by objects near the light source
- the desired signal e.g. late photons emerging from the deeper layers of the sample or photons reflected by distant objects.
- a Silicon PhotoMultiplier (SiPM) consists of arrays of hundreds or thousands of microcells, each one comprising a SPAD and its quenching resistor, and shows a wide active area (up to few mm 2 ).
- US 10,158,038 B1 discloses an exemplary photodetector including a SPAD and a capacitor.
- the capacitor is configured to be charged, while the SPAD is in a disarmed state, with a bias voltage by a voltage source.
- the capacitor is further configured to supply, when the SPAD is put in an armed state, the bias voltage to an output node of the SPAD such that a voltage across the SPAD is greater than a breakdown voltage of the SPAD.
- US 2014/124653 A1 discloses a pixel circuit including a single photon avalanche diode (SPAD) and a measurement circuit including a capacitance.
- SPAD single photon avalanche diode
- the circuit is operable to discharge a known portion of the charge on the capacitance upon each detection of a SPAD event within a time period, such that the charge remaining on the capacitance at the end of the time period corresponds to the number of SPAD events detected within the time period.
- a time resolved imaging apparatus includes an array of such pixel circuits.
- a method of counting photon detection includes sensing photons with a SPAD device and discharging a known portion of the charge on a capacitance upon each detection of a SPAD event within a time period.
- Range Near Infrared Spectroscopy cited above has a small active area (about 100 pm diameter), which strongly limits the light harvesting from the sample.
- SiPMs may have a wide active area, as discussed in document“Fast silicon photomultiplier improves signal harvesting and reduces complexity in time-domain diffuse optics” cited above, but are not suitable for fast time-gating capability, because of their high stray capacitance and the presence of the integrated quenching resistor, both preventing fast transitions of their bias voltage, needed for rapidly turning ON the detector.
- an object of the present invention is to provide a photodetector, in particular a solid-state photodetector, featuring single-photon sensitivity, wide photosensitive area and fast time-gating capability at the same time.
- microcell will indicate a single detection element of an arrayed detector such as a SiPM or a SPAD imager.
- single-photon regime of the photodetector will indicate that, on average over multiple excitation laser pulses, no more than one photon reaches the photodetector for each excitation laser period.
- the present invention provides a photodetector comprising:
- an output module configured to collect from each microcell an output signal indicative of a photon detection and to combine the collected output signals in at least one output line
- each microcell comprises:
- a first device and a second device wherein at least one of the first device and the second device is a photosensitive device capable of detecting the photon; - a time-gating module connected to the at least one photosensitive device and configured to provide a gate signal to the at least one photosensitive device to activate the at least one photosensitive device; and a readout module configured to receive, upon arrival of the photon on the at least one activated photosensitive device, a corresponding signal from the at least one activated photosensitive device and, on the basis of the received signal, to provide the output signal to the output module.
- both the first device and the second device are photosensitive devices, in order to maximize the photosensitive area, i.e. maximize the fill- factor.
- both the first device and the second device are single- photon avalanche diodes.
- the microcell further comprises a frontend module connected to the readout module and configured to manage the at least one photosensitive device and interface it with the readout module.
- the frontend module comprises an avalanche quenching circuit and a hold-off management logic.
- the time-gating module is connected to the cathode (or the anode) of both the first photosensitive device and the second photosensitive device
- the readout module is connected to the anode (or the cathode) of both the first photosensitive device and the second photosensitive device.
- both the time-gating module and the readout module are connected to the anode of both the first photosensitive device and the second photosensitive device.
- the time-gating module is configured to activate the at least one photosensitive device by means of a gate signal comprising a sequence of pulses, each pulse having a predetermined duration during which the at least one photosensitive device is ON.
- the time gating module is configured to apply a same gate signal to the first photosensitive device and to the second photosensitive device.
- the time-gating module is configured to use the gate signal to modulate a reverse-bias voltage across the first photosensitive device and the second photosensitive device from below to above a breakdown voltage thereof.
- the readout module is a differential readout circuit configured to detect a current/voltage change in the first device or in the second device caused by the detection of the photon and to provide the output signal indicative of the detection.
- the readout module comprises a first comparator, a second comparator and an OR gate connected to the output of both the first comparator and the second comparator; each comparator is configured to determine whether a voltage at the anode (or the cathode) of a respective photosensitive device is higher than a voltage at the anode (or the cathode) of the other photosensitive device by a predefined threshold, and the OR gate is configured to provide the output signal indicative of the detection by any one of the first photosensitive device and the second photosensitive device.
- the readout module comprises an XOR gate having two inputs, each one connected to an anode (or a cathode) of a respective one of the first photosensitive device and the second photosensitive device; the XOR gate is configured to determine whether a voltage at the anode (or the cathode) of any one of the first photosensitive device and the second photosensitive device is higher than a predefined threshold and to provide the output signal indicative of the detection by any one of the first photosensitive device and the second photosensitive device.
- each microcell is configured to receive a respective enable signal to enable or disable the microcell.
- the output module comprises fully-logic H-tree branches.
- a total active area of the photodetector is equal to at least 0.5 mm 2 .
- the photodetector comprises a number of microcells with active areas of different sizes.
- the time-gating module is connected to both the first device and the second device and is configured to provide a gate signal to both the first device and the second device to activate the at least one photosensitive device; and the readout module is a differential readout module configured to receive a respective signal from each of the first device and the second device, and, upon arrival of the photon on the at least one activated photosensitive device, to provide, on the basis of the received signals, the output signal indicative of the photon detection.
- FIG. 1 shows a block scheme of a photodetector and a detailed block scheme of one microcell of the photodetector, according to an embodiment of the present invention
- FIG. 3a and 3b show block schemes of possible implementations of a differential readout module of one microcell of the photodetector, according to two alternative embodiments of the present invention
- - Figure 4 shows exemplary voltage waveforms of the readout module of Figure 3b, showing the common mode rejection capability of the differential readout module
- FIG. 5a shows a circuital scheme of a possible implementation of a time-gating module and a frontend module, according to an embodiment of the present invention
- Figure 5b shows exemplary waveforms of signals used in the scheme of Figure 5a
- FIG. 7 shows a portion of a photodetector with microcells having active areas of different sizes
- Figures 8a and 8b illustrate numerical simulations of the signal attenuation function for two photodetectors ( Figure 8a for a photodetector with microcells of different sizes and Figure 8b for a photodetector with microcells of the same size, respectively), according to the present invention.
- Figure 1 schematically shows a photodetector 1 according to an embodiment of the present invention.
- Figure 1 also shows an enlarged view of a microcell 11 of the photodetector 1 according to a possible implementation thereof.
- the photodetector 1 is a solid- state photodetector that can be fabricated on one or more semiconductor substrates by using any one of the currently available microelectronic technologies, such as any standard or customized CMOS or BCD processing in silicon, and/or SiGe, and/or lll-V semiconductors, or a fully-custom recipe, either monolithically fabricated or also using 3D stacking (e.g. wafer-to-wafer bonding, chip-to-chip bonding, or System-on-Chip assembly) or a multiplicity of them.
- any standard or customized CMOS or BCD processing in silicon and/or SiGe, and/or lll-V semiconductors
- a fully-custom recipe either monolithically fabricated or also using 3D stacking (e.g. wafer-to-wafer bonding, chip-to-chip bonding, or System-on-Chip assembly) or a multiplicity of them.
- the photodetector 1 preferably comprises a bi-dimensional array of MxN microcells 11 , where M and N are integer numbers >1.
- the microcells 11 are laid out side-by-side according to a predefined geometry and to predefined dimensions, which depend on the application, and are arranged to form a sensor chip.
- a total active area of the array of microcells 11 is computed as the sum of the active areas of photosensitive devices comprised in the photodetector 1 , as it will be described herein after.
- the total active area of the array of microcells 11 is equal to at least 0.5 mm 2 , preferably few square millimetres.
- Each microcell 11 has preferably an optically active area ranging from few square micrometres to few thousands of square micrometres, for instance between 25 pm 2 and 10000 pm 2 .
- the photodetector 1 preferably further comprises an output module 12 connected to each microcell 11.
- the output module 12 preferably comprises at least one output line 13.
- a microcell 11 comprises a first device 111 and a second device 112.
- the first device 111 is a photosensitive device (namely, a device that is capable of detecting photons) and is configured to detect photons impinging on an active area thereof.
- the photosensitive device is preferably a single-photon solid-state photodetector, more preferably a single-photon avalanche diode (SPAD) 111.
- the photosensitive device 111 may be fabricated using a semiconductor material such as, for instance, silicon, InGaAs/lnP, germanium.
- the second device 112 may be a further photosensitive device or, alternatively, a blind device (namely, a device that is not capable of detecting photons), which shows similar parasitic capacitance, inductance, and/or resistance of the first device 1 11.
- the second device 112 is preferably configured to output the same common-mode signal which, at the first device 111 , results from the bias voltage modulation of a so-called“fast-gated mode” of operation of the photodetector, as it will be further described herein below.
- the presence of the second device allows rejecting, at a readout module, disturbances due to the bias voltage modulation of the fast-gated mode operation of the photodetector, which may hinder a photon detection, as it will be clearer from the following description.
- the second device 112 is another photosensitive device equal to the first device 111 and, more preferably, a further SPAD.
- this allows not to waste semiconductor area and hence to increase the achievable fill factor, namely the ratio between the photosensitive area of the photodetector (where photons can be detected) and the overall area of the photodetector (including also regions where electronic circuits are laid out, as it will be described herein after).
- the second device 112 is preferably a device which is adapted to mimic the electrical behavior of the first device 111.
- the second device 112 may be, for instance, a capacitor, a p-n junction, or a SPAD with a higher breakdown voltage.
- each microcell 11 may contain one pair of a first device 111 and a second device 112, or a set of pairs of such devices, each pair comprising a first device 111 and a second device 112.
- Each microcell 11 preferably further comprises at least one time- gating module 113, at least one frontend module 114a and at least one readout module 114b.
- each microcell 11 comprises one time gating module 113, one frontend module 114a and one readout module 114b for each pair of a first device 111 and a second device 112.
- a microcell 11 may comprise one time-gating module per each device.
- each microcell comprises one time-gating module 113 connected to both the first device 111 and the second device 112 and configured to provide a gate signal to both the first device 111 and the second device 112 to activate the photosensitive device(s), as it will be further described herein below.
- each of the first device comprises one time-gating module 113 connected to both the first device 111 and the second device 112 and configured to provide a gate signal to both the first device 111 and the second device 112 to activate the photosensitive device(s), as it will be further described herein below.
- the signal from a photosensitive device may comprise a current/voltage change in the device caused by the detection of a photon.
- possible disturbances due to the bias voltage modulation of the fast gated mode operation of the photodetector are carried over the signal provided by each of the first device 111 and the second device
- the time gating module 113 is connected to the cathode of both the first device 111 and the second device 112, while the frontend and readout modules 114a, 114b are connected to the anode of both the first device 111 and the second device 112.
- the time-gating module 113 is connected to the anode of both the first device 111 and the second device 112, while the readout and frontend modules 114a, 114b are connected to the cathode of both the first device 111 and the second device 112.
- the time-gating module 113 is preferably a circuit configured to be able to change the sensitivity of the photosensitive device(s), namely to change a mode of operation of the photosensitive device(s) from an OFF mode (photons impinging in the photosensitive device are not detected) to an ON mode (photons impinging in the photosensitive device are detected).
- the operation of changing the operating mode of a photosensitive device from OFF to ON will be indicated also as “activating the device”.
- a gate signal at the input of the time-gating module 113 is used to repeatedly set the operating mode of the photosensitive device(s) to the ON mode or the OFF mode.
- the gate signal preferably comprises a sequence of pulses having a predetermined duration (in the following description the pulses will be indicated also as“gate windows”).
- the input of the time-gating module is represented by an arrow entering the time gating module 113, with reference number set to 14.
- the gate signal may be received by the time-gating module from the outside of the microcell, through a dedicated input, or it may be generated inside the microcell, by employing a gate signal generator connected to the time-gating module and based on, for example, voltage-controlled delay cells.
- the time-gating module according to the present invention is capable to achieve the so-called“fast-gated mode” of operation of the photodetector as it allows turning OFF/ON and vice- versa the photosensitive device(s) with short transition times, namely in the order of 1 ns, more preferably shorter than 500 ps, while still being able to detect avalanches during the transition.
- the frontend module 114a comprises a set of ancillary circuits used to manage the photosensitive device and to interface it with the readout module 114b.
- the frontend module 114a might comprise an avalanche quenching circuit and a hold-off management logic, which might interface also with the time-gating module 113.
- the readout module 114b is preferably a differential readout circuit configured to detect the current/voltage change in the first device 111 or in the second device 112 caused by the detection of a photon, and to provide, at its output, a corresponding output signal (e.g. a voltage pulse) indicative of said detection with a temporal precision of few tens of picoseconds, as it will be described in greater detail herein after.
- a corresponding output signal e.g. a voltage pulse
- the differential readout module 114b is configured to receive a respective signal from both the first device 111 and the second device 112, and, upon arrival of the photon on the first device 111 or on the second device 112, to provide, on the basis of the received signals, the output signal indicative of the detection of the photon, for marking the photon arrival while rejecting common mode signal variations (e.g. voltage changes) provided at the readout module’s input and due to bias voltage modulation, needed to operate the photodetector in the fast-gated mode.
- the differential readout circuit is capable of rejecting the common-mode signal provided by the first and second devices.
- the differential readout circuit is capable of rejecting common-mode disturbances, i.e.
- the differential readout circuit is capable of rejecting spurious voltage spikes that may disturb the photon detection and that are due to the bias voltage modulation, namely due to the fast transitions of the bias voltage during the fast-gated mode operation mentioned above.
- each microcell can either be integrated into the same substrate containing the photosensitive devices or can be implemented on a second separate substrate electrically and mechanically connected to the first substrate through known microelectronic 3D stacking technologies.
- each microcell 11 is preferably configured to receive an enable signal to enable or disable that individual microcell.
- the microcell When the microcell is enabled, it can be gated ON and OFF and it can therefore detect photons. Enabling or disabling each microcell may be achieved for a predefined time duration, and even for a long time period, typically longer that 1 millisecond.
- the enable signal may be generated outside or inside the photodetector 1. Inside the photodetector 1 , the enable signal may be generated outside or inside each microcell 11.
- One possible implementation provides for adding a memory element for each microcell 11 , the memory element being preferably a read-write memory element, whose status indicates whether or not the microcell 11 is enabled.
- the time needed to enable or disable the microcell 11 is at least of tens of nanoseconds and hence it is greater than the period of the gate signal.
- the enable signal when inactive, causes the microcell to be disabled, regardless of the gate signal. Once disabled, the microcell may remain disabled for an indefinite time period, until it is possibly subsequently enabled again.
- the enable signal may be used to simultaneously enable a set of microcells within the photodetector.
- the microcells of such set may be spatially grouped or sparsely located across the photodetector, following some application-specific patterns.
- the present invention allows to selectively enabling and disabling either individual microcells or sets of microcells of the photodetector, so as to select the photosensitive area of the photodetector either in real-time, or temporarily, or permanently.
- This capability of selectively enabling/disabling the microcells of the photodetector allows to selectively disable out-of- spot microcells or microcells showing low performances due to, for instance, high noise or fabrication defects.
- an advantage is that the overall photodetector noise may be drastically reduced since the disabled microcells do not contribute to noise, and hence signal-to-noise ratio improves. Moreover, in conditions of high light signal levels on the photodetector (i.e. high photon rate), the single photon regime may be guaranteed by disabling a suitable number of microcells of the photodetector.
- the output module 12 is configured to combine the signals coming from the microcells 11. Such combination may be performed either analogically or digitally, as it will be clearer from the following description.
- the output module 12 is configured to provide a voltage or current pulse (e.g. of a few volts or some milliampere) on the output line 13 each time a photon is detected by the photosensitive device, with a temporal precision of few tens of picoseconds.
- a number of output lines may be provided, each output line being used to carry voltage or current pulses indicative of photons detected on different areas of the photodetector 1 , each area comprising a given number of microcells 11.
- each of the first device 111 and the second device 112 is a photosensitive device, and in particular a SPAD.
- FIGS. 2a, 2b and 2c Three different possible implementation schemes of a single microcell 11 are shown in Figures 2a, 2b and 2c.
- the first SPAD 111 and the second SPAD 112 are connected to a common time-gating module 113 that operates both the first SPAD 111 and the second SPAD 112.
- two time-gating modules can be provided, each one connected to a respective one of the first SPAD 111 and the second SPAD 112.
- the two SPADs 111 and 112 are connected to a same frontend module 114a and a same readout module 114b in the form of a differential readout circuit.
- the differential readout circuit 114b is capable to be insensitive to the effect of bias voltage modulation caused by the fast-gated mode of operation of the microcell 11 , which means that it is capable to reject common- mode voltage changes.
- Vbias indicates a bias voltage.
- a first implementation scheme is shown according to which the time-gating module 113 is connected to the cathode of both the first SPAD 111 and the second SPAD 112, while the frontend 114a and the readout 114b modules are both connected to the anode of the two SPADs 111 and 112.
- a second implementation scheme is shown according to which a time-gating module 113 is connected to the anode of both the first SPAD 111 and the second SPAD 112. Also the frontend 114a and readout 114b modules are both connected to the anode of the two SPADs 111 , 112.
- the frontend 114a and readout 114b modules are in an intermediate position between the time-gating module 113 and the two SPADs 111 , 112.
- Figure 2c a third implementation scheme is shown according to which the time-gating module 113 is connected to the cathode of both the first SPAD 111 and the second SPAD 112. Also the frontend 114a and the readout 114b modules are connected to the cathode of the two SPADs 111 and 112 in an intermediate position between the SPADs 111 and 112 and the time-gating module 113.
- the symbol Vbiasl indicates a first bias voltage and symbol Vbias2 indicates a second bias voltage.
- the gate signal is provided to the time-gating module 113 at input 14, which uses it to modulate the reverse-bias voltage of the two SPADs 111 and 112, from below to above the breakdown value.
- the frontend 114a and readout 114b modules are connected to the anode of the SPADs 111 , 112. In CMOS technologies, this is advantageous if the anode is the terminal of the SPAD with the lowest parasitic capacitance, thus improving the photon detection performance.
- the readout module 114b may be connected to the cathode of the two SPADs 111 and 112.
- Figures 3a and 3b show two possible implementation schemes of the readout module 114b.
- SPADs 111 and 112 are operated by means of a time-gating module 113 connected to the anode of the SPAD 111 and 112, respectively.
- the block representing the time gating module 113 also comprises the functions of the frontend module 114a.
- the readout module 114b comprises a first comparator 115a having its positive (“+”) input terminal connected to the anode of the first SPAD 111 and its negative input terminal connected to the anode of the second SPAD 112, and a second comparator 115b having its positive input terminal connected to the anode of the second SPAD 112 and its negative input terminal connected to the anode of the first SPAD 111 , respectively.
- Each comparator 115a and 115b is configured to determine whether the voltage at the positive input terminal is higher than the voltage at the negative input terminal by a predefined threshold.
- each comparator 115a and 115b is configured to determine whether the voltage at the anode of one respective SPAD 111 , 112 is higher than the voltage at the anode of the other SPAD 112, 111 by the predefined threshold.
- each comparator 115a, 115b is configured to compare the two voltages at the anodes of the SPADs 111 , 112 and to provide a digital output signal equal to 1 when the voltage of the respective SPAD 111 , 112 is higher than the voltage at the anode of the other SPAD 112, 111 by a predefined threshold and equal to 0 in the opposite case.
- the readout module 114b further preferably comprises an OR gate 116 connected to the output of both the first comparator 115a and the second comparator 115b.
- the OR gate 116 is hence preferably configured to provide an output signal indicative of the photon detection by any one of the two SPADs 111 , 112. Indeed, when a photon impinges on the first SPAD 111 , an avalanche signal is generated at the anode thereof, while no signal arises at the anode of the second SPAD 112. In this case, the output of the first comparator 115a is 1 , while the output of the second comparator 115b is zero. Hence the output of the OR gate 116 is 1 and indicates the photon detection by the first SPAD 111. The same applies in case a photon impinges on the second SPAD 112.
- the positive input terminal of the first comparator 115a is connected to the cathode of the first SPAD 111 and the negative input terminal is connected to the cathode of the second SPAD 112, while the second comparator 115b has its positive input terminal connected to the cathode of the second SPAD 112 and the negative input terminal connected to the cathode of the first SPAD 111.
- the operation of the comparators and the OR gate is similar to what has been described herein above.
- the readout module 114b comprises an exclusive-OR (XOR) gate 117 having two inputs, each one connected to the anode of a respective SPAD 111 , 112.
- the XOR gate 117 is configured to provide a digital output signal equal to 1 when an avalanche signal higher than a predefined voltage threshold is generated at the anode of the first SPAD 111 or the second SPAD 112. It is to be noticed that the propagation delay of the XOR gate, at the switching of each input, shall be designed to be identical for both the two inputs.
- each one of two inputs of the XOR gate 117 is connected to the cathode of a respective SPAD 111 , 112. Then, the operation of the XOR gate is similar to what has been described herein above.
- FIG 4 shows simplified voltage waveforms (a)-(d) illustrating the operation of the readout module 114b of Figure 3a or 3b.
- a simplified gate signal at the input of the time-gating module 113, may comprise a sequence of substantially square pulses of a predetermined duration. As already cited above, this duration, namely the time interval during which the gate signal is ON, will be referred to as“gate window”.
- this duration namely the time interval during which the gate signal is ON, will be referred to as“gate window”.
- the operation mode of the two SPADs 111 , 112 is ON so that they are enabled to detect photons impinging on their active areas, while outside of the gate window their operating mode is OFF.
- the waveform (b) illustrates the voltage changes at the anode a1 of the first SPAD 111
- the waveform (c) illustrate the voltage changes at the anode a2 of the second SPAD 112.
- the anode voltage waveform (b) shows a rising edge while the anode voltage waveform (c) remains at its low level.
- the waveform (d) illustrates the output of the readout module 114b. As shown, the output of the readout module 114b rises from zero to 1 when the avalanche signal is produced at anode a1 , indicating the detection of the photon by the first SPAD 111.
- applying the same gate signal to both SPADs of each pair in a microcell ensures that the two inputs of the readout module experience the same effects due to bias voltage modulation. In this way, the time-gating operation does not cause any differential unbalance and hence no output signal.
- An output signal from the readout module only occurs in case an avalanche is ignited in one of the SPADs connected to the readout module, namely in case of a photon is detected in one of the SPADs.
- Figure 5a shows an exemplary circuital implementation of the time-gating module 113 according to an embodiment of the type represented in the scheme of Figure 3b.
- the circuital implementation of Figure 5a also implements part of the functions of the frontend module 114a (avalanche quenching circuit).
- Figure 5a also shows a block 114a' implementing other functions of the frontend module 114a and an XOR gate 117 implementing the readout module 114b.
- Figure 5b shows the waveforms of the signals used in the circuit of Figure 5a.
- Figure 5c shows implementation details of the block 114a' of Figure 5a.
- signals are indicated with corresponding labels:“GATE” indicates the gate signal,“GATE” with an overbar indicates a complement of the GATE signal (also indicated as “not_GATE” signal), “GATE_del” indicates a delayed replica of the gate signal,“QUENCFI” indicates a replica of the gate signal when the microcell is ready to detect photons (i.e. when the microcell is enabled),“RESET” indicates a pulse that is synchronous to the leading edge of the gate window, “ENABLE” indicates the enable signal, and“EVENT” indicates the microcell output signal.
- Figure 5a shows an exemplary circuit connected to the first SPAD 111.
- the same circuit may be used for the second SPAD 112 as well.
- the circuit shown in Figure 5a is used both to activate the first SPAD 111 during the gate window and to quench the avalanche of the first SPAD 111 that is generated when a photon is received.
- Symbol“Vbias” indicates the bias voltage at the cathode of the first SPAD 111.
- Figure 5a also schematically shows a possible implementation of the readout module 114b as an XOR gate, wherein one input of this readout module 114b is connected to the anode a1 of the first SPAD 111 while the other to the anode of the second SPAD 112 (this connection is not shown in Figure 5a).
- the exemplary circuit of Figure 5a comprises a first transistor M1 , whose drain terminal is connected to the anode a1 of the first SPAD 111 while the source terminal is connected to ground.
- Transistor M1 is used to activate the first SPAD 111 by discharging the anode a1 to ground thus biasing the first SPAD 111 above the breakdown voltage.
- transistor M1 when transistor M1 is switched OFF, it quenches the avalanche current by stopping the current flowing to ground.
- the gate terminal of transistor M1 is connected to the drain terminal of a second transistor M2, whose source terminal is connected to the drain terminal of a third transistor M3.
- the drain terminal of transistor M2 is connected to the drain terminal of a fourth transistor M4, while the gate terminal of transistor M2 is connected to the SPAD anode, the drain terminal of M1 and the drain terminal of transistor M5.
- the drain terminal of transistor M2 is connected also to the drain terminal of transistor M6.
- the source terminals of transistors M5, M6 are at a supply voltage VDD.
- Transistor M3 is controlled by GATE_del signal.
- Transistor M4 is controlled by not_GATE signal.
- the source terminals of transistors M3 and M4 are connected to ground.
- Transistor M5 is controlled by QUENCFI signal.
- Transistor M6 is controlled by RESET signal, which, as anticipated above, is a pulse used to charge the gate of transistor M1 and is synchronous to the leading edge of the gate window.
- transistor M5 When the GATE signal is low, transistor M5 is kept ON because its gate voltage (controlled by the QUENCFI signal) is at ground voltage.
- the voltage at anode a1 is hence forced to value VDD so that the first SPAD 111 is reverse biased by a voltage lower than the breakdown voltage, which prevents any avalanche ignition (i.e. the first SPAD 111 is OFF) because the voltage drop Vbias - VDD is sized to be lower than the breakdown voltage of the SPAD.
- the gate signal GATE When the gate signal GATE is set (i.e.
- the SPAD 111 switches ON as transistor M5 is turned OFF and transistor M1 is activated with a slight delay by means of RESET signal acting on M6; the duration of the RESET pulse is such that, by the time M3 turns ON, the anode voltage is already low enough that M2 is shut OFF, and the gate of M1 remains capacitively charged, keeping M1 ON.
- transistor M1 When the GATE signal is reset (i.e. it switches back to its low value) at the end of the gate window, transistor M1 is turned OFF because transistor M4 is switched ON and transistor M5 turns ON, thus raising again the voltage at anode a1 , so that the SPAD 111 is switched OFF.
- the initial impedance seen at anode a1 is relatively low (as transistor M1 is ON), then it gradually increases (since transistor M2 gradually switches ON), thus causing the gate voltage of transistor M1 to drop, hence switching it OFF and giving rise to a positive feedback loop, which rapidly stops the avalanche current from flowing through the SPAD.
- the XOR gate senses the voltage difference between the two anodes of the first and second SPADs 111 , 112 and provides an output pulse at the output of the XOR gate, which is the microcell output signal EVENT. At the same time, the output of the XOR is connected to the block 114a'.
- the circuit of Figure 5c comprises an hold-off logic that consists of a three-input AND gate 51 that receives the GATE signal, the ENABLE signal, and the inverted output of a Set-Reset (SR) latch 52.
- a Resistor-Capacitor (RC) circuit 53 is connected at the output of the SR latch 52.
- the output of the AND gate 51 is connected to further logic gates 54.
- the microcell receives a positive ENABLE signal and has not recently detected a photon (i.e. the inverted output of the SR latch is high)
- the GATE signal propagates through the AND gate 51 and provides the QUENCH signal, and then the logic gates 54 generate the required waveforms to sequence the operation of transistors from M1 to M6, as illustrated in Figure 5c.
- the EVENT signal sets the SR latch 52, thus switching one of the inputs of the AND gate 51 to a ⁇ ’ logic value; this way, the QUENCH signal switches to a ⁇ ’ logic value, thus causing the time-gating circuit to enter a “gate OFF” condition regardless of the status of the GATE signal. This enforces a hold-off time to the detector, as required after each avalanche event.
- the latch After a certain hold-off time, set by the time constant of the RC circuit 53, the latch resets and the hold-off periods ends, thus allowing QUENCH signal to again follow the GATE signal.
- the inventors performed some tests by fabricating the circuit of Figure 5a in a 0.35 pm CMOS technology, having a total photosensitive area of 8 square millimetres.
- These tests actually demonstrated that, according to the present invention, the time-gating performance is indeed maximized by gating ON/OFF each single photosensitive device, thanks to the small stray capacitance and therefore fast rise/fall transition times experienced by each microcell, instead of the large capacitive load provided by the overall photodetector.
- FIG. 6 schematically shows a possible implementation of the output module 12 of the photodetector 1 according to embodiments of the present invention.
- the output module 12 of Figure 6 is implemented as a digital output tree that uses fully-logic H-tree branches. Fully-logic Fl-trees are known in the art and hence they will not be further described herein after. Alternatively, the digital output tree may be implemented by using open drain logic, or a combination of fully-logic Fl-tree branches and open drain logic.
- each pair of microcells 11 is connected to a first OR gate
- each pair of first OR gates 121 is connected to a second OR gate 122; each pair of second OR gates
- NOR gates can be used instead of the OR gates.
- This scheme advantageously allows preserving the photon arrival time with the lowest possible time skew (i.e. the propagation time differences) between the output of different microcells, in such a way that the overall photon timing jitter is minimized.
- the output of the photodetector is hence indicative of any photon detection performed by the microcells. It may be made available off-chip for further data processing or it can be processed by one or more on-chip circuits, as it will be described herein after.
- the amount of light signal reaching the photodetector (which depends on a number of factors such as the power and wavelength of the light source, the sample or scene to be measured, the distance travelled by the light, etc.) should be adjusted across different orders of magnitude to guarantee the single-photon regime and to avoid saturation of the photodetector.
- the photosensitive area of the photodetector may be user-adjusted thanks to the possibility of selectively enabling/disabling each microcell. Therefore, it is advantageously possible to optimize the photon detection rate by different orders of magnitude of light signal intensity.
- the photodetector 1 may comprise a predefined number of microcells having smaller active areas.
- the active areas of this number of microcells may be of different sizes. In practice, this can be achieved by fabricating a number of SPADs with different active areas, or by providing SPADs with same active area, but with an opaque shield to be placed over part of the active area, in order to correspondingly vary the useful sensitive area.
- the shield can be realized by means of a metal pin-hole.
- Figure 7 schematically shows a portion of a photodetector according to an embodiment of the present invention, wherein some microcells (at the centre of the portion shown in Figure 7) have active areas of smaller sizes compared to those aside.
- the microcells of the photodetector have five different active area sizes.
- the microcells of smaller active areas may be enabled simultaneously with the other microcells to maximize the photosensitive area, or they may be enabled separately. This allows reducing the probability of saturation of the photodetector when an intense light signal illuminates the photodetector.
- By using microcells with active areas of different sizes it is possible to exploit a wider dynamic range of the photodetector as compared to using microcells with the same active area throughout the photodetector.
- a variety of different active area sizes allows improving the granularity of the achievable attenuation.
- the attenuation may be measured through the attenuation factor parameter, indicated also as AF, which is defined as the ratio between the minimum achievable active area, divided by the maximum achievable active area.
- AF is defined as the ratio between the minimum achievable active area, divided by the maximum achievable active area.
- the minimum active area is A1
- the maximum active area 100 A1 and hence the maximum attenuation factor AF M AX is 1/100.
- the AF can be extended by one order of magnitude only with an equivalent one order of magnitude increase in the number of microcells.
- TD-NIRS Flowever, some applications like TD-NIRS, may require attenuation ratios of 6-7 orders of magnitude.
- the AF factor can be computed as:
- nj represents the number of microcells having the active area Aj and nej represents the number of ENABLED microcells among the number nj of microcells having the active area Aj.
- Figures 8a and 8b show, respectively, the achievable signal attenuation factor AF (namely, the achievable reduction on the number of detectable photons) versus any possible combination of enabled/disabled microcells, for a photodetector composed by microcells with different (Fig. 8a) and equal (Fig. 8b) active area sizes.
- the x-axis of the graphs shown in Figures 8a and 8b reports a combination number, while the y-axis reports the attenuation factor AF.
- Figure 8a is related to a photodetector implemented according to the example described herein above, having microcells with 5 different active area sizes A-i, A 2 , A 3 , A 4 and A 5.
- the signal can be adjusted over about 6 orders of magnitude with very fine steps.
- the signal attenuation becomes the one shown in Fig. 8b, hence resulting into a reduction of 2 orders of magnitude in attenuation dynamics.
- the photodetector 1 may also include on-chip further electronic circuits, configured to process the output of the output module for counting photons (e.g. to provide light signal intensity), for timing or time stamping photons (e.g. to record the time-of-flight of individual photons or the decay time constant of the light signal), for pattern correlations (e.g. to detect when and where more photons hit the photodetector at the same time or with a given time delay), etc.
- the photodetector chip may comprise up-down digital counters, Time-to-Digital Converters (TDCs), logic circuitry for building histogram of the photon arrival times, etc.
- the chip may also comprise electronic circuits for the synchronized enabling and disabling of microcells.
- a TDC may be implemented to digitalize the time interval between photon detections or between each photon detection and a global synchronization signal (e.g. the laser pulse excitation).
- the TDC digital output can either be made available off- chip (through a dedicated digital bus) for data analysis of each photon arrival time, or it can feed further on-chip electronics, e.g. a histogram builder for accumulating the distribution of photon arrival times through the known TCSPC (Time Correlated Single-Photon Counting) technique or similar.
- event counters and other additional circuitry can be included on-chip, for example to provide the partial or total count of photons detected within a predefined time- slot (such as, for instance, one or more gate windows).
- the disclosed photodetector is a wide-area (in particular, higher than 0.5 square millimetres) single-photon detector that can be gated ON/OFF with sub-nanosecond rise/fall transitions;
- the presence of a differential readout circuit allows the rejection of unwelcome common-mode disturbances affecting both devices of each microcell, so that the output of the differential readout circuit provides only the actual detection of a photon;
- the presence of two photosensitive devices in each microcell, in particular two SPADs, allows maximizing the fill factor of the photodetector
- each microcell can be selectively enabled/disabled so that the photosensitive area of the photodetector can be increased/decreased by the user either for optimizing the photodetector performance in a specific application or for adjusting the photodetector sensitivity, depending on the light intensity;
- each microcell may also be tailored (i.e. it can be made smaller by a predefined scaling factor), in order to achieve higher dynamic range and better granularity in adjusting the photodetector sensitivity.
- microcells with active areas of different sizes allow to change and to shape the photosensitive area of the photodetector so as to select only some portions of an impinging light beam (e.g. to exclude brighter spots or to explore only specific regions of interest).
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Light Receiving Elements (AREA)
- Photometry And Measurement Of Optical Pulse Characteristics (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT102018000020536A IT201800020536A1 (en) | 2018-12-20 | 2018-12-20 | Large area single photon detector with time-gating functionality |
| PCT/EP2019/086611 WO2020127927A1 (en) | 2018-12-20 | 2019-12-20 | Wide-area single-photon detector with time-gating capability |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| EP3900322A1 true EP3900322A1 (en) | 2021-10-27 |
| EP3900322C0 EP3900322C0 (en) | 2025-04-16 |
| EP3900322B1 EP3900322B1 (en) | 2025-04-16 |
Family
ID=65861642
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP19824346.1A Active EP3900322B1 (en) | 2018-12-20 | 2019-12-20 | Wide-area single-photon detector with time-gating capability |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20220069152A1 (en) |
| EP (1) | EP3900322B1 (en) |
| CN (1) | CN113366828B (en) |
| IT (1) | IT201800020536A1 (en) |
| WO (1) | WO2020127927A1 (en) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11525904B2 (en) * | 2019-10-23 | 2022-12-13 | Stmicroelectronics (Research & Development) Limited | Dynamic latch based SPAD front end |
| US12039409B2 (en) | 2020-05-05 | 2024-07-16 | Qubit Moving And Storage, Llc | Quantum information system and method with entanglement tracking and generation of verified quantum information using metadata |
| US11367014B2 (en) | 2020-05-05 | 2022-06-21 | Qubit Moving And Storage, Llc | System and method for quantum cache |
| US11614771B2 (en) | 2020-11-25 | 2023-03-28 | Qubit Moving And Storage, Llc | Method for synchronizing and locking clocks |
| US12088352B2 (en) | 2022-04-06 | 2024-09-10 | Qubit Moving And Storage, Llc | Method and system for identifying entangled photons without classical information sharing |
| EP4158387B1 (en) | 2020-05-29 | 2024-05-15 | VoxelSensors SRL | Pixel sensor system |
| CN114137548B (en) * | 2020-08-12 | 2025-09-16 | 上海禾赛科技有限公司 | Photoelectric detection device, laser radar comprising same and detection method using same |
| KR102314915B1 (en) * | 2020-11-16 | 2021-10-20 | 주식회사 우리로 | Single Photon Detector and System for Minimizes the Occurrence of Dark Current |
| US11616644B2 (en) | 2020-11-25 | 2023-03-28 | Qubit Moving And Storage, Llc | System and method of verification and authentication using entangled photons |
| US12003626B2 (en) | 2020-11-25 | 2024-06-04 | Qubit Moving And Storage, Llc | System and method of verification, authentication, and/or certification using entangled photons |
| JP7612251B2 (en) * | 2020-12-23 | 2025-01-14 | ボクセルセンサーズ エスアールエル | Pixel sensor switched by neighborhood gates. |
| US11411658B1 (en) * | 2021-12-14 | 2022-08-09 | Qubit Moving And Storage, Llc | Entangled quantum state receiver |
| DE102021133714B3 (en) | 2021-12-17 | 2023-05-04 | Friedrich-Schiller-Universität Jena | Arrangement and method for mark-free 3D imaging |
| CN114488186B (en) * | 2022-01-05 | 2025-06-24 | 南京理工大学 | Three-dimensional imaging method based on spatiotemporal joint correlation of single photon counting |
| CN114924258B (en) * | 2022-04-07 | 2025-08-26 | 北京遥测技术研究所 | A spaceborne PMT detector gate control circuit and control method |
| US11933608B2 (en) | 2022-05-19 | 2024-03-19 | Qubit Moving And Storage, Llc | Quantum interferometer with improved entangled photon identification |
| US12225301B2 (en) * | 2022-06-06 | 2025-02-11 | Lg Innotek Co., Ltd. | Systems and methods for pixel on-off switching in focal plane arrays |
| CN117347970B (en) * | 2022-06-28 | 2025-11-28 | 深圳市速腾聚创科技有限公司 | Reception drive circuit, laser reception circuit, and laser radar |
| US20240108225A1 (en) * | 2022-09-22 | 2024-04-04 | University Of Kentucky Research Foundation | Multi-wavelength time-resolved laser speckle contrast imaging (mtr-lsci) of tissue hemodynamics and metabolism |
| US12007272B2 (en) | 2022-10-15 | 2024-06-11 | Qubit Moving And Storage, Llc | Entangled photon identification system and method for quantum optical measurement |
| CN119375897A (en) * | 2023-07-25 | 2025-01-28 | 爱思开海力士有限公司 | Image sensing device for sensing distance |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101273965B1 (en) * | 2005-04-22 | 2013-06-12 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Detector pixel, radiation detector, tof-pet imaging system, method perfomed in conjunction with a scintillator, and method of producing a medical image |
| CN102763005B (en) * | 2007-08-08 | 2016-10-19 | 皇家飞利浦电子股份有限公司 | Silicon photomultiplier readout circuitry |
| US9012860B2 (en) * | 2012-05-15 | 2015-04-21 | Princeton Lightwave, Inc. | Dual-SPAD-based single-photon receiver |
| GB201219781D0 (en) * | 2012-11-02 | 2012-12-19 | St Microelectronics Res & Dev | Improvements in time of flight pixel circuits |
| US9442201B2 (en) * | 2013-09-12 | 2016-09-13 | Siemens Medical Solutions Usa, Inc. | CMOS SPAD array with mixed timing pick-off for time-of-flight positron emission tomography |
| US9176361B2 (en) * | 2014-03-11 | 2015-11-03 | Sony Corporation | Optical analog to digital converter and method |
| US9854231B2 (en) * | 2014-12-18 | 2017-12-26 | General Electric Company | Silicon photomultipliers with internal calibration circuitry |
| GB2542811A (en) * | 2015-09-30 | 2017-04-05 | Stmicroelectronics (Research & Development) Ltd | Sensing apparatus having a light sensitive detector |
| US9939536B2 (en) * | 2016-02-19 | 2018-04-10 | Sensi Technologies Ltd. | Semiconductor photomultiplier with baseline restoration for a fast terminal signal output including output loads to correct an overshoot of an output signal (as amended) |
| US10564299B2 (en) * | 2016-05-03 | 2020-02-18 | General Electric Company | Temperature compensation for silicon photomultiplier based detector |
| US10158038B1 (en) * | 2018-05-17 | 2018-12-18 | Hi Llc | Fast-gated photodetector architectures comprising dual voltage sources with a switch configuration |
-
2018
- 2018-12-20 IT IT102018000020536A patent/IT201800020536A1/en unknown
-
2019
- 2019-12-20 EP EP19824346.1A patent/EP3900322B1/en active Active
- 2019-12-20 WO PCT/EP2019/086611 patent/WO2020127927A1/en not_active Ceased
- 2019-12-20 CN CN201980090553.1A patent/CN113366828B/en active Active
- 2019-12-20 US US17/415,603 patent/US20220069152A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| CN113366828B (en) | 2024-07-09 |
| EP3900322C0 (en) | 2025-04-16 |
| WO2020127927A1 (en) | 2020-06-25 |
| US20220069152A1 (en) | 2022-03-03 |
| EP3900322B1 (en) | 2025-04-16 |
| CN113366828A (en) | 2021-09-07 |
| IT201800020536A1 (en) | 2020-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3900322B1 (en) | Wide-area single-photon detector with time-gating capability | |
| KR101740263B1 (en) | Single photon detector in the near infrared using an InGaAs/InP avalanche photodiode operated with a bipolar rectangular gating signal. | |
| Palubiak et al. | High-speed, single-photon avalanche-photodiode imager for biomedical applications | |
| US11579263B2 (en) | Method and apparatus for a hybrid time-of-flight sensor with high dynamic range | |
| Acerbi et al. | Fast active quenching circuit for reducing avalanche charge and afterpulsing in InGaAs/InP single-photon avalanche diode | |
| Ruggeri et al. | Integrated circuit for subnanosecond gating of InGaAs/InP SPAD | |
| IL275400B2 (en) | A receiver array for receiving light signals | |
| Incoronato et al. | Single-shot pulsed-LiDAR SPAD sensor with on-chip peak detection for background rejection | |
| Sesta et al. | Range-finding SPAD array with smart laser-spot tracking and TDC sharing for background suppression | |
| Jahromi et al. | A single chip laser radar receiver with a 9× 9 SPAD detector array and a 10-channel TDC | |
| Deng et al. | Design and analysis of an afterpulsing auto-correction system for single photon avalanche diodes | |
| Vornicu et al. | Compact CMOS active quenching/recharge circuit for SPAD arrays | |
| CN111060198B (en) | A Linear/Geiger Mode Compatible Gated Sampling Front-End Circuit for LiDAR | |
| CN116027301B (en) | Low-time-jitter single photon detection system and method thereof, and satellite laser ranging method | |
| CN110888119B (en) | Window signal generation and threshold counting circuit with reset control | |
| Tosi et al. | Single-photon detectors for practical quantum cryptography | |
| Ma et al. | Compact SPAD pixels with fast and accurate photon counting in the analog domain | |
| ES2751738T3 (en) | Signal processing method for histogram generation, and corresponding device and usage | |
| Hsu et al. | CMOS single-photon avalanche diodes using gated reset circuit with on-chip pulse width modulation | |
| Ameri et al. | A fast quench-reset integrated circuit for high-speed single photon detection | |
| Cronin et al. | Simulated monolithically integrated single photon counter | |
| Baba et al. | Silicon hybrid SPAD with high-NIR-sensitivity for TOF applications | |
| Chitnis | Single photon avalanche diodes for optical communications | |
| Park et al. | Quenching bias circuit with current mirror for single photon detection | |
| Dervić | Circuits for optical receivers near the quantum limit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20210716 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20230526 |
|
| REG | Reference to a national code |
Ref legal event code: R079 Ipc: G01S0017894000 Ref country code: DE Ref legal event code: R079 Ref document number: 602019068768 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H04N0005335000 Ipc: G01S0017894000 |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
| RIC1 | Information provided on ipc code assigned before grant |
Ipc: G01S 7/4863 20200101ALI20241107BHEP Ipc: G01S 17/18 20200101ALI20241107BHEP Ipc: H04N 25/773 20230101ALI20241107BHEP Ipc: G01S 17/894 20200101AFI20241107BHEP |
|
| INTG | Intention to grant announced |
Effective date: 20241114 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602019068768 Country of ref document: DE |
|
| U01 | Request for unitary effect filed |
Effective date: 20250513 |
|
| U07 | Unitary effect registered |
Designated state(s): AT BE BG DE DK EE FI FR IT LT LU LV MT NL PT RO SE SI Effective date: 20250516 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250716 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250717 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250716 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250816 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20250416 |
|
| U20 | Renewal fee for the european patent with unitary effect paid |
Year of fee payment: 7 Effective date: 20251230 |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: L10 Free format text: ST27 STATUS EVENT CODE: U-0-0-L10-L00 (AS PROVIDED BY THE NATIONAL OFFICE) Effective date: 20260225 |
|
| 26N | No opposition filed |
Effective date: 20260119 |