EP3676714A4 - STORAGE DEVICE WITH DYNAMIC CACHE MANAGEMENT - Google Patents

STORAGE DEVICE WITH DYNAMIC CACHE MANAGEMENT Download PDF

Info

Publication number
EP3676714A4
EP3676714A4 EP18850118.3A EP18850118A EP3676714A4 EP 3676714 A4 EP3676714 A4 EP 3676714A4 EP 18850118 A EP18850118 A EP 18850118A EP 3676714 A4 EP3676714 A4 EP 3676714A4
Authority
EP
European Patent Office
Prior art keywords
memory device
cache management
dynamic cache
dynamic
management
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP18850118.3A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP3676714A1 (en
Inventor
Kishore Kumar MUCHHERLA
Peter Feeley
Ashutosh Malshe
Daniel J. HUBBARD
Christopher S. HALE
Kevin R. Brandt
Sampath R. RATNAM
Yun Li
Marc S. HAMILTON
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of EP3676714A1 publication Critical patent/EP3676714A1/en
Publication of EP3676714A4 publication Critical patent/EP3676714A4/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0253—Garbage collection, i.e. reclamation of unreferenced memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0638—Organizing or formatting or addressing of data
    • G06F3/064—Management of blocks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0688—Non-volatile semiconductor memory arrays
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0689—Disk arrays, e.g. RAID, JBOD
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1041—Resource optimization
    • G06F2212/1044—Space efficiency improvement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/20—Employing a main memory using a specific memory technology
    • G06F2212/202—Non-volatile memory
    • G06F2212/2022—Flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/70—Details relating to dynamic memory management
    • G06F2212/702—Conservative garbage collection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7203—Temporary buffering, e.g. using volatile buffer or dedicated buffer blocks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7205—Cleaning, compaction, garbage collection, erase control
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5641—Multilevel memory having cells with different number of storage levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Read Only Memory (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Computer Hardware Design (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
EP18850118.3A 2017-08-31 2018-08-16 STORAGE DEVICE WITH DYNAMIC CACHE MANAGEMENT Pending EP3676714A4 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/693,178 US10509722B2 (en) 2017-08-31 2017-08-31 Memory device with dynamic cache management
PCT/US2018/046816 WO2019046020A1 (en) 2017-08-31 2018-08-16 MEMORY DEVICE HAVING DYNAMIC CACHE MANAGEMENT

Publications (2)

Publication Number Publication Date
EP3676714A1 EP3676714A1 (en) 2020-07-08
EP3676714A4 true EP3676714A4 (en) 2021-06-09

Family

ID=65435247

Family Applications (1)

Application Number Title Priority Date Filing Date
EP18850118.3A Pending EP3676714A4 (en) 2017-08-31 2018-08-16 STORAGE DEVICE WITH DYNAMIC CACHE MANAGEMENT

Country Status (6)

Country Link
US (5) US10509722B2 (zh)
EP (1) EP3676714A4 (zh)
KR (1) KR102419541B1 (zh)
CN (1) CN111095226B (zh)
TW (1) TWI711926B (zh)
WO (1) WO2019046020A1 (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10509722B2 (en) 2017-08-31 2019-12-17 Micron Technology, Inc. Memory device with dynamic cache management
KR102593541B1 (ko) * 2018-11-29 2023-10-25 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작방법
KR20200116354A (ko) * 2019-04-01 2020-10-12 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작 방법
US10877882B1 (en) * 2019-06-19 2020-12-29 Micron Technology, Inc. Garbage collection adapted to user device access
US11074177B2 (en) * 2019-06-19 2021-07-27 Micron Technology, Inc. Garbage collection adapted to host write activity
KR102654797B1 (ko) 2019-07-12 2024-04-05 양쯔 메모리 테크놀로지스 씨오., 엘티디. 불량 컬럼 리페어를 제공하는 메모리 디바이스 및 이를 동작시키는 방법
DE102019215292A1 (de) * 2019-10-04 2021-04-08 Robert Bosch Gmbh Datenstruktur, Speichermittel und Vorrichtung
TWI729674B (zh) * 2020-01-13 2021-06-01 慧榮科技股份有限公司 資料儲存裝置及其垃圾蒐集方法
TWI791981B (zh) * 2020-04-30 2023-02-11 群聯電子股份有限公司 資料寫入方法、記憶體控制電路單元以及記憶體儲存裝置
US12061814B2 (en) 2021-01-25 2024-08-13 Pure Storage, Inc. Using data similarity to select segments for garbage collection
CN112783656B (zh) * 2021-01-29 2024-04-30 杭州网易智企科技有限公司 内存管理方法、介质、装置和计算设备
TWI814590B (zh) * 2022-09-26 2023-09-01 慧榮科技股份有限公司 資料處理方法及對應之資料儲存裝置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130232296A1 (en) * 2012-02-23 2013-09-05 Kabushiki Kaisha Toshiba Memory system and control method of memory system
US20140059406A1 (en) * 2010-03-15 2014-02-27 Fusion-Io, Inc. Reduced level cell mode for non-volatile memory
US20170109050A1 (en) * 2010-09-24 2017-04-20 Kabushiki Kaisha Toshiba Memory system having a plurality of writing modes

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8843691B2 (en) 2008-06-25 2014-09-23 Stec, Inc. Prioritized erasure of data blocks in a flash storage device
US8656256B2 (en) 2010-07-07 2014-02-18 Stec, Inc. Apparatus and method for multi-mode operation of a flash memory device
US8886990B2 (en) * 2011-01-27 2014-11-11 Apple Inc. Block management schemes in hybrid SLC/MLC memory
US8595415B2 (en) * 2011-02-02 2013-11-26 Micron Technology, Inc. At least semi-autonomous modules in a memory system and methods
US9430376B2 (en) 2012-12-26 2016-08-30 Western Digital Technologies, Inc. Priority-based garbage collection for data storage systems
US10509722B2 (en) 2017-08-31 2019-12-17 Micron Technology, Inc. Memory device with dynamic cache management
JP7053399B2 (ja) * 2018-07-31 2022-04-12 キオクシア株式会社 情報処理システム
US11397674B1 (en) * 2019-04-03 2022-07-26 Pure Storage, Inc. Optimizing garbage collection across heterogeneous flash devices
US20230402113A1 (en) * 2022-06-13 2023-12-14 Sandisk Technologies Llc Data latch programming algorithm for multi-bit-per-cell memory devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140059406A1 (en) * 2010-03-15 2014-02-27 Fusion-Io, Inc. Reduced level cell mode for non-volatile memory
US20170109050A1 (en) * 2010-09-24 2017-04-20 Kabushiki Kaisha Toshiba Memory system having a plurality of writing modes
US20130232296A1 (en) * 2012-02-23 2013-09-05 Kabushiki Kaisha Toshiba Memory system and control method of memory system

Also Published As

Publication number Publication date
US11853205B2 (en) 2023-12-26
EP3676714A1 (en) 2020-07-08
TW201921252A (zh) 2019-06-01
US11593261B2 (en) 2023-02-28
US20210342261A1 (en) 2021-11-04
US20190065366A1 (en) 2019-02-28
US20240126690A1 (en) 2024-04-18
US20200097402A1 (en) 2020-03-26
US20230195615A1 (en) 2023-06-22
CN111095226A (zh) 2020-05-01
US10509722B2 (en) 2019-12-17
KR20200037882A (ko) 2020-04-09
CN111095226B (zh) 2023-11-03
US11093385B2 (en) 2021-08-17
KR102419541B1 (ko) 2022-07-11
WO2019046020A1 (en) 2019-03-07
TWI711926B (zh) 2020-12-01

Similar Documents

Publication Publication Date Title
EP3676714A4 (en) STORAGE DEVICE WITH DYNAMIC CACHE MANAGEMENT
EP3631802A4 (en) STORAGE DEVICE WITH DYNAMIC PROCESS LEVEL CALIBRATION
EP3631803A4 (en) DYNAMIC TARGET CALIBRATION MEMORY DEVICE
EP3631804A4 (en) STORAGE DEVICE WITH DYNAMIC PROGRAMMING CALIBRATION
EP3662478A4 (en) STORAGE DEVICES WITH READING LEVEL CALIBRATION
EP3676686A4 (en) STORAGE DEVICE WITH PERFORMANCE MANAGEMENT
GB2564994B (en) Cache memory access
EP3443461A4 (en) MEMORY DEVICE WITH DIRECT READ ACCESS
EP3516525A4 (en) STORAGE DEVICES AND ELECTRONIC SYSTEMS WITH A HYBRID CACHE STORAGE WITH STATIC AND DYNAMIC CELLS AND RELATED METHODS
EP3676716A4 (en) CACHE LINE DATA
EP3114588A4 (en) Dynamic cache allocation and network management
EP3286652A4 (en) Object memory management unit
EP3146524A4 (en) Read cache memory
EP3712549A4 (en) ENERGY STORAGE DEVICE
EP3671943A4 (en) POWER STORAGE DEVICE
EP3759713C0 (en) DYNAMIC STORAGE POWER MANAGEMENT
EP3673488A4 (en) SELF-REFERENTING STORAGE DEVICE
GB2570041B (en) DRAM bank activation management
EP3520106A4 (en) MEMORY MANAGEMENT
GB2579329B (en) Cache management
EP3605485A4 (en) MANAGEMENT DEVICE
EP3704699A4 (en) MEMORY ARRANGEMENTS WITH MULTIPLE SETS OF LATENCIES AND PROCEDURES FOR THEIR OPERATION
GB2566470B (en) Cache storage
EP3274840A4 (en) Dynamic cache allocation
EP3715754A4 (en) STORAGE DEVICE AND PROCESS INCLUDING THIS STORAGE DEVICE

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200206

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20210510

RIC1 Information provided on ipc code assigned before grant

Ipc: G06F 12/0893 20160101AFI20210503BHEP

Ipc: G06F 12/02 20060101ALI20210503BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20231009