EP3644376A1 - Increasing forward biased safe operating area by source segmentation - Google Patents

Increasing forward biased safe operating area by source segmentation Download PDF

Info

Publication number
EP3644376A1
EP3644376A1 EP19204671.2A EP19204671A EP3644376A1 EP 3644376 A1 EP3644376 A1 EP 3644376A1 EP 19204671 A EP19204671 A EP 19204671A EP 3644376 A1 EP3644376 A1 EP 3644376A1
Authority
EP
European Patent Office
Prior art keywords
source
segmented
perimeter
view
segmentation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP19204671.2A
Other languages
German (de)
French (fr)
Inventor
Praveen Shenoy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies North America Corp
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of EP3644376A1 publication Critical patent/EP3644376A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692—Surface layout
    • H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08—Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/082—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit
    • H03K17/0822—Modifications for protecting switching circuit against overcurrent or overvoltage by feedback from the output to the control circuit in field-effect transistor switches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/0865—Disposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
    • H01L29/0856—Source regions
    • H01L29/0869—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT

Definitions

  • the present invention relates generally to a device and method for increasing Forward Biased Safe Operating Area (“FBSOA").
  • FBSOA Forward Biased Safe Operating Area
  • Figure 1 shows FBSOA 100 as the area under various limitation curves.
  • FBSOA is limited by a maximum current limitation 102.
  • FBSOA is also limited by maximum power limitations.
  • Power limitation curves are shown for 100 ⁇ s (104), 1 ms (106), 10 ms (108), and DC (110).
  • a thermal instability limitation curve 112 and a R DS(on) limitation curve 116 are also shown in Fig. 1 .
  • FBSOA is an important consideration in linear mode applications and in the design and use of pass-through Field-Effect Transistors ("FETs").
  • FETs Field-Effect Transistors
  • MOSFETs N-channel Metal-Oxide-Semiconductor FETs
  • P-channel MOSFETs are usually used in linear mode applications and hence FBSOA is also an important parameter for these devices as well.
  • FBSOA is determined by a complex chain of events involving electrical and thermal imbalances, amplified by a positive feedback at current levels below the zero-temperature coefficient point.
  • a biasing point exists where the drain current and the transconductance of a device are temperature independent. Such a point is known as the zero-temperature coefficient (ZTC) bias point.
  • ZTC zero-temperature coefficient
  • the thermal instability region reduces FBSOA at high voltages as is seen in limitation curve 112. Reducing the thermal instability would result in an improved maximum power slope as shown by dashed line 114. It is clear that reducing thermal instability significantly increases FBSOA at higher voltages.
  • Some embodiments relate to a device comprising at least two gate stripes formed on an upper surface of the device; a source stripe perimeter comprising the total available shared perimeter between the at least two of gate stripes and a corresponding source stripe; and a segmented source formed between the at least two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.
  • the segmented source comprises a partial single side source.
  • the segmented source comprises a checkered source.
  • the segmented source comprises an asymmetrical checkered source.
  • the segmented source comprises a rounded checkered source.
  • the segmented source comprises a laddered source.
  • the segmented source comprises an asymmetrical laddered source.
  • the segmented source comprises a rounded laddered source.
  • Some embodiments relate to a device comprising a plurality of concentric source segmentation zones extending from a center of the device to edges of the device, wherein each concentric source segmentation zone comprises: a plurality of gate stripes formed on an upper surface of the device, a source stripe perimeter comprising the total available shared perimeter between two of the gate stripes and a corresponding source stripe; and a segmented source formed between two of the gate stripes, wherein an edge length of the segmented source covers a percentage of the source stripe perimeter that varies according to a distance of the concentric source segmentation zone from the center of the device.
  • the percentage is at a minimum within a concentric source segmentation zone closest to the center of the device, and at a maximum within a concentric source segmentation zone closest to the edges of the device.
  • the plurality of concentric source segmentation zones comprises a plurality of oval or ellipse shaped concentric source segmentation zones.
  • the plurality of concentric source segmentation zones comprises a plurality of circular concentric source segmentation zones.
  • the plurality of concentric source segmentation zones comprises a plurality of rectangular concentric source segmentation zones.
  • the segmented source comprises a partial single side source.
  • the segmented source comprises a checkered source.
  • the segmented source comprises a laddered source.
  • Some embodiments relate to a device comprising a plurality of cells, wherein each cell comprises a gate region on an upper surface of a device, wherein an inner perimeter of the gate region defines a source perimeter; and a segmented source having an outer perimeter adjacent to the source perimeter, wherein an outer perimeter of the segmented source is between 5% to 95% of the source perimeter.
  • the segmented source comprises one or more segments.
  • the cell comprises a square, rectangular, hexagonal, or polygonal cell.
  • the source perimeter comprises a square, circle, rectangle, hexagonal, or any polygonal perimeter.
  • a power device comprises at least two gate stripes formed on an upper surface of the device; a source stripe perimeter comprising the total available shared perimeter between the at least two of gate stripes and a corresponding source stripe; and a segmented source formed between the at least two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.
  • Figure 2 is a plan view of a typical power device comprising a plurality of polysilicon gate stripes 202A, 202B, 202C, 202D, and 202E, and a plurality of source stripes 204A, 204B, 204C, and 204D. While five polysilicon gate stripes and four source stripes are shown in Fig. 2 , any number can be used in a typical power device.
  • the cell pitch ("cp") 206 of the power device is shown in Fig. 2 , corresponding generally to the distance between a first polysilicon gate stripe such as gate stripe 202B, and a second polysilicon gate stripe such as gate stripe 202C.
  • Figure 3 is a plan view of a typical power device comprising two gate stripes 202A and 202B, and a single source stripe 204A.
  • the total shared perimeter between the polysilicon gate stripes 202A and 202B and the source stripe 204A is defined as a "source stripe perimeter" to help explain the source segmentation of embodiments described herein.
  • the edges 206 of the source stripe 204A "covers" or occupies 100% of the "source stripe perimeter" of the device.
  • the typical power device shown in Fig. 3 may suffer thermal instability limitations at higher voltages along curve 112 as was explained with respect to Fig. 1 .
  • Devices using source segmentation cover less than 100% of the source stripe perimeter in order to improve thermal stability at higher operating voltages in order to maximize FBSOA and extending thermal instability limitation curve from 112 to 114 as was shown in Fig. 1 .
  • the source 204A can occupy some or all of the area between the polysilicon gate stripes 202A and 202B, but occupies 100% of the source stripe perimeter as defined above.
  • Figure 4 is a plan view of a typical power device comprising two source stripes 404A and 404B, and two polysilicon gates 402A and 402B.
  • the edges 406 of the source stripes 404A and 404B "covers" or occupies 100% of the "source stripe perimeter" of the device.
  • the device shown in Fig. 4 is not considered to have source segmentation according to embodiments. While the total source area of the device in Fig. 4 is less than that of the device shown in Fig. 3 , both devices still cover 100% of the source stripe perimeter of the device.
  • Figure 5 is a plan view of a power device according to an embodiment comprising a checkered source including individual sources 504A, 504B, and 504C, and polysilicon gate stripes 502A and 502B.
  • source 504A is laterally spaced apart from polysilicon gate stripe 502B and source 504B.
  • Source 504B is laterally spaced apart from polysilicon gate stripe 502A and sources 504A and 504C.
  • Source 504C is laterally spaced apart from polysilicon gate stripe 502B and source 504B.
  • the total edge length 506 of the sources 504A, 504B, and 504C covers less than 50% of the "source stripe perimeter" 506 of the device.
  • the checker pattern pitch 508 is shown in Fig. 5 .
  • the checker pitch is defined as a distance including the length of sources 504B and 504C, the distance between the sources, and half of the distance between the next source above (source 504A) and the next source below.
  • Figure 6A is a plan view of a typical power device comprising two polysilicon gate stripes 602A and 602B and single source stripe 604A.
  • Figure 6B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 6A showing the polysilicon gate stripes 602A and 602B formed on an upper surface of the device.
  • the source 604A extends generally from polysilicon gate 602A to polysilicon gate 602B.
  • the cross-sectional view of Fig. 6B also shows a body region 607, channel regions 606, and a drain 608 extending to a bottom surface of the device.
  • Figure 7A is a plan view of a typical power device comprising two polysilicon gate stripes 702A and 702B and two source stripes 704A and 704B.
  • Figure 7B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 7A showing the polysilicon gates 702A and 702B formed on an upper surface of the device. While polysilicon gates are shown, other materials can be used.
  • the source 704A extends generally from polysilicon gate 702A to a distance approximately one third of the way to polysilicon gate 702B.
  • source 704B extends generally from polysilicon gate 702B to a distance approximately one third of the way to polysilicon gate 702A.
  • FIG. 7B also shows a body region 707, channel regions 706, and a drain 708 extending to a bottom surface of the device. Note that the edge of sources 704A and 704B is not segmented because they occupy 100% of the total source stripe perimeter as defined above.
  • the sources 704A, 704B, and the channel region 706 are shown as doped regions within the drain region 708. Other techniques for forming the sources, body, channel, and drain can be used, while preserving the general cross-sectional configuration shown in Fig. 7B .
  • Figure 8A is a plan view of a power device comprising polysilicon gate stripes 802A and 802B, as well as a checkered source including sources 804A and 804B according to an embodiment.
  • Figure 8A also includes lines AA' and BB' defining planes orthogonal to the surface of the device for creating the cross-sectional views shown in Figs. 8B and 8C , respectively.
  • the edge length of sources 804A and 804B cover less than 50% of the available source stripe perimeter as was defined above.
  • Figure 8B is a first cross-sectional view of the power device along the plane defined by line AA' comprising a checkered source 804A, 804B corresponding to the plan view of Fig. 8A .
  • the source 804B extends generally from polysilicon gate 802A to a distance approximately halfway to polysilicon gate 802B.
  • a channel 806A, a body region 807, and a drain extending to a bottom surface of the power device is also shown in Fig. 8B .
  • Figure 8C is a second cross-sectional view of the power device along the plane defined by line BB' comprising a checkered source 804A, 804B corresponding to the plan view of Fig. 8A .
  • the source 804A extends generally from polysilicon gate 802B to a distance approximately halfway to polysilicon gate 802A.
  • a channel 806B, a body region 807, and a drain extending to a bottom surface of the power device is also shown in Fig. 8C .
  • Other techniques for forming the source, body, channel, and drain can be used, while preserving the general cross-sectional configuration shown in Fig. 8B or 8C .
  • Figure 9 is a plan view of a power device comprising polysilicon gate stripes 902A and 902B and a partial single side source 904A according to an embodiment.
  • the edge 906 of the partial single side source 904A covers less than 50% of the "source stripe perimeter" of the device as defined above.
  • partial single side source 904A covers approximately 25% of the total available source stripe perimeter. While only two polysilicon gate stripes, one source 904A, and one source stripe edge 906 is shown in Fig. 9 , it will be appreciated by those in the art that the plan view pattern shown is repeated both in the "X" and "Y" directions as many times as is desired. As previously mentioned, optimum source segmentation coverage percentages for improving thermal stability at higher operating voltages in order to maximize FBSOA are discussed in detail below.
  • Figure 10 is a plan view of a power device comprising a laddered source according to an embodiment.
  • the total length of the edges 1006 of the laddered sources 1004A, 1004B, and 1004C covers more than 50% of the total available source stripe perimeter of the device as was previously defined.
  • the total edge length 1006 of the laddered sources 1004A, 1004B, and 1004C covers approximately 67% of the source stripe perimeter. While only two polysilicon gate stripes, three sources 1004A, 1004B, and 1004C, and one source stripe edge 1006 is shown in Fig.
  • the ladder pitch 1008 is shown in Fig. 10 , and can be defined as a distance including the length of a source and the distance to another source.
  • source 1004C and the distance to source 1004B can be used to define the ladder pitch 1008.
  • segmented sources While checkered source, partial single side source, and laddered source segmented patterns have been shown, other geometrical patterns that reduce the percentage of source coverage of the source stripe perimeter (segmented sources), preferably symmetrically, can be used. Some examples of segmented sources were shown and described above, but are not intended to be limiting. Other such segmented source patterns can be made for improving thermal stability at higher operating voltages.
  • the pattern pitch (for example the ladder or checker pitch) is ideally kept small so that temperature is uniform across the device. A range of few microns to tens of microns can be used in an embodiment.
  • Figure 11A is a plan view of a power device comprising polysilicon gate stripes 1102A and 1102B, as well as a laddered source including sources 1104A and 1104B according to an embodiment.
  • Figure 11A also includes lines AA' and BB' defining planes orthogonal to the surface of the device for creating the cross-sectional views shown in Figs. 11B and 11C , respectively.
  • the total edge length of sources 1104A and 1104B cover less than 100% of the total available source stripe perimeter.
  • Figure 11B is a first cross-sectional view of the power device along the plane defined by line AA' comprising a laddered source 1104A, 1104B corresponding to the plan view of Fig. 11A .
  • the source 1104B extends generally from polysilicon gate 1102A to polysilicon gate 1102B.
  • Source 1104B, channel 1106, body 1107, and drain 1108 are shown in the cross-sectional view of Fig. 11B .
  • Figure 11C is a second cross-sectional view of the power device along the plane defined by line BB' comprising a laddered source 1104A, 1104B corresponding to the plan view of Fig. 11A . Note that neither of the laddered sources 1104A or 1104B is shown in Fig. 11C . Only polysilicon gates 1102A and 1102B, body 1107, and drain 1108 are shown in the cross-sectional view of Fig. 11C .
  • Figures 12 and 13 show plan views of asymmetrical segmented source patterns. Previous segmented source patterns shown and described were symmetrical. Though symmetrical patterns are generally preferred as having superior thermal stability and relative absence of "hot spots" asymmetrical can also be used in specific applications if desired.
  • Figure 12 is a plan view of a power device comprising an asymmetrical checkered source according to an embodiment, including polysilicon gate stripes 1202A and 1202B, as well as individual sources 1204A, 1204B, and 1204C.
  • the spacing between sources 1204A and 1204B in the "Y" direction is smaller than the spacing between sources 1204B and 1204C in the "Y” direction.
  • the plan view pattern shown in Fig. 12 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 13 is a plan view of a power device comprising an asymmetrical laddered source according to an embodiment, including polysilicon gate stripes 1302A and 1302B, as well as individual sources 1304A, 1304B, and 1304C.
  • the spacing between sources 1204A and 1204B in the "Y" direction is smaller than the spacing between sources 1204B and 1204C in the "Y” direction.
  • the plan view pattern shown in Fig. 12 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 14 is a plan view of a power device comprising a checkered source having rounded corners according to an embodiment.
  • the power device includes two polysilicon gate stripes 1402A and 1402B, individual rounded sources 1404A, 1404B, and 1404C.
  • the rounded sources are shown as rectangular structures having rounded corners, but the amount of rounding can be further accentuated beyond that which is shown in Fig. 14 if desired.
  • the plan view pattern shown in Fig. 14 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 15 is a plan view of a power device comprising a laddered source having rounded corners according to an embodiment.
  • the power device includes two polysilicon gate stripes 1502A and 1502B, individual rounded sources 1504A, 1504B, and 1504C.
  • the rounded sources are shown as rectangular structures having rounded corners, but the amount of rounding can be further accentuated beyond that which is shown in Fig. 15 if desired.
  • the plan view pattern shown in Fig. 15 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 16 is a table of simulation results for assessing the performance of segmented source devices according to embodiments.
  • Source segmentation is compared for a conventional (100% source) device and for a segmented source (with 50% source) device.
  • Cell pitch is also compared for a 50% segmented source device and a conventional device.
  • Parameters simulated include width (W), temperature divergence (Tm divg), and on resistance (RonA).
  • W width
  • Tm divg temperature divergence
  • RonA on resistance
  • Lower W corresponding to a lower Gm
  • 50% source segmentation and double cell pitch both give similar Tm divergence.
  • R DS(on) is significantly lower for the source segmentation design, and therefore superior in performance to the conventional device.
  • Figure 17 is a table of experimental results for assessing the performance of segmented source devices according to embodiments.
  • a power device was measured with 33.3%, 50%, 66.7%, and 100% segmented source coverage of the source stripe perimeter.
  • Corresponding drain-to-source on resistance R DS(on) was measured as 33.4 m ⁇ , 30.0 m ⁇ , 28.5 m ⁇ , and 27.0 m ⁇ , with changes therebetween of 5.4%, 10.5%, and 21.2%.
  • Corresponding power for 10 ms was measured with a drain current at 9.5 A, 8.7 A, 7.5 A, and 6.3 A, with changes therebetween of 17.4%, 32.0%, and 40.5%.
  • Lower source segmentation percentage (corresponding to a lower Gm) has higher FBSOA drain current at all pulse widths.
  • the FBSOA improvement starts to taper off at source segmentation percentages lower than 50% and the R DS(on) penalty increases as well.
  • a source segmentation coverage percentage range of 50-67% yields the best tradeoff between R DS(on) and FBSOA in this particular case.
  • the optimum source coverage percentage range will be different for other specific designs or cases. However, other broader source segmentation percentage ranges such as 5-95% can also be used in embodiments with varying degrees of improvement in the FBSOA.
  • Figure 18 is a plan view of a power device 1800 comprising radial variation of the source segmentation according to embodiments.
  • the die center of power device 1800 has the highest thermal impedance R th and the edges of power device 1800 have the lowest thermal impedance R th .
  • This distribution of thermal impedance leads to thermal instability and FBSOA failure near the center of the die.
  • Source segmentation coverage percentage can be varied radially to cancel the effect of inherent Rth variation.
  • Relative temperatures vary from a maximum of about 0.87732 at the center of the die to a minimum of about 0.67768 in a first corner of the die and to a minimum of about 0.67603 in a second corner of the die.
  • Figure 18 is thus a plan view of a power device 1800 comprising a plurality of concentric source segmentation zones 1818, 1816, 1814, 1812, 1810, 1808, 1806, 1804, and 1802 extending from a center of the device (segmentation zone 1818) to edges of the device (segmentation zones 1812, 1810, 1808, 1806, 1804, and 1802), wherein each concentric source segmentation zone comprises a plurality of gate stripes formed on an upper surface of the device, wherein a shared perimeter between the gate stripes defines a source stripe perimeter; and a segmented source formed between the gate stripes, wherein an edge length of the segmented source covers a percentage of the source stripe perimeter that varies according to a distance of the concentric source segmentation zone from the center of the device.
  • the percentage is at a minimum within a concentric source segmentation zone closest to the center of the device (segmentation zone 1818), and at a maximum within a concentric source segmentation zone closest to the edges of the device (segmentation zone 1802).
  • Source segmentation percentages are kept lowest at the center of the die as the thermal impedance R th is highest at center.
  • source segmentation percentage should be ideally varied inversely to the thermal impedance R th .
  • the ideal concentric source segmentation zone pattern is to substantially match the thermal impedance R th pattern shown in Fig. 18 .
  • Circular and rectangular concentric source segmentation zone patterns approximate the oval or ellipse source segmentation zone pattern shown in Fig. 18 .
  • Other pattern variations can be used such as a rectangular pattern with rounded edges, for example. Many other such patterns can also be used.
  • Figure 19 is a plan view of a power device 1900 comprising circular radial variation of the source segmentation according to an embodiment. Circular concentric source segmentation zones 1908, 1906, 1904, and 1902 are shown. Source segmentation percentage is varied from the center of the die (zone 1908) to the edge of the die (zone 1902). The minimum source segmentation percentage is in the center zone 1908, and increases to a maximum source segmentation percentage in the edge zone 1902.
  • Figure 20 is a plan view of a power device comprising rectangular radial variation of the source segmentation according to an embodiment. Rectangular concentric source segmentation zones 2008, 2006, 2004, and 2002 are shown. Source segmentation percentage is varied from the center of the die (zone 2008) to the edge of the die (zone 2002). The minimum source segmentation percentage is in the center zone 2008, and increases to a maximum source segmentation percentage in the edge zone 2002.
  • the segmented sources can comprise partial single side sources, checkered sources, or laddered sources, or any combinations thereof.
  • the type of segmented sources can be the same in a plurality of concentric source segmentation zones, or can be varied from one source segmentation zone to another, or even within a single source segmentation zone.
  • Figure 21A is a plan view of cellular power device 2100A having a square source 2104A in a square cell 2102 according to the prior art.
  • Figure 21B is a plan view of a cellular power device 2100B having a segmented square source with two segments 2104B in a square cell 2102 according to an embodiment.
  • Figure 21C is a plan view of a cellular power device 2100C having a segment square source with a single segment 2104C in a square cell 2102 according to an embodiment.
  • a cellular power device having a segmented source comprises a plurality of cells, wherein each cell comprises a gate region on an upper surface of a device, wherein an inner perimeter of the gate region defines a source perimeter, and a segmented source having an outer perimeter adjacent to the source perimeter, wherein an outer perimeter of the segmented source is between 5% to 95% of the source perimeter.
  • the segmented source comprises one or more segments. Two source segments 2104B are shown in Fig. 21B , and a single source segment 2104C is shown in Fig. 21C .
  • Figure 22 illustrates plan views of various power device cell configurations suitable for comprising segmented sources according to embodiments. Shown in the table 2200 of Fig. 22 are seven different cellular designs commonly used for power devices. Table 2200 shows a linear cell 2202 and a square well in a square cell 2204, both previously described. Table 2200 also shows a circular well in a square cell 2206, a hexagonal well in a square cell 2208, a square well in a hexagonal cell 2210, a circular well in a hexagonal cell 2212, and a hexagonal well in a hexagonal cell 2214. Rectangular cells are also used. The source segmentation previously illustrated and described, particularly with respect to Figs. 21B and 21C , can be applied to any of these cellular layouts.
  • a segmented source can be used where the cell comprises a square, rectangular, or hexagonal cell.
  • a segmented source can be used where source perimeter comprises a square, circle, rectangle or hexagonal perimeter. Any of the other source segmentation features shown and previously described with respect to the linear cell can also be used, for example the use of evenly or irregularly spaced source segments or the use of source segments with rounded corners.
  • Cellular power devices having segmented sources can also be used in the radial variation of the source segmentation according to embodiments.
  • source segmentation as described herein can be extended to any other power device structure such as planar, trench, conventional, and charge balanced devices and also various device types including MOSFET, Insulated Gate Bipolar Transistors (“IGBT”), and Injection-Enhanced Gate Transistor (“IEGT”) devices.
  • MOSFET Insulated Gate Bipolar Transistors
  • IGBT Insulated Gate Bipolar Transistors
  • IEGT Injection-Enhanced Gate Transistor
  • Figure 23A is a plan view of a power device having a trenched gate according to the prior art having a polysilicon trench gate 2302 and two adjacent sources 2304A and 2304B.
  • Figure 23B is a cross-sectional view of the power device corresponding to the plan view of Fig. 23A , including trenched gate 2302, doped sources 2304A and 2304B, channel 2306, body 2307, and drain 2308 extending to a bottom surface of the power device. Note that in Figs. 23A and 23B the entire length of both edges of the polysilicon gate 2302 are in contact with the edge of sources 2304A and 2304B. In other words, 100% of the polysilicon gate perimeter is surrounded by a corresponding source edge.
  • Figure 24A is a plan view of a power device having a trenched gate 2402 and a checkered segmented source including sources 2404A and 2404B according to an embodiment.
  • Figure 24B is a first cross-sectional view of the power device corresponding to the plan view of Fig. 24A along line AA', including trenched gate 2402, doped source 2404A, channel 2406A, body 2407, and drain 2408 extending to a bottom surface of the power device.
  • Figure 24C is a second cross-sectional view of the power device corresponding to the plan view of Fig. 24A along line BB', including trenched gate 2402, doped source 2404G, channel 2406G, body 2407, and drain 2408 extending to a bottom surface of the power device.
  • Figs. 24A, 24B, and 24C less than the entire length of both edges of the polysilicon gate 2402 are in contact with the edge of a source. In the case shown in Figs. 24A, 24B, and 24C , less than 50% of the polysilicon gate perimeter is surrounded by a corresponding source edge. One of the polysilicon gate edges in contact with a corresponding source, and one is not. Additionally, there are polysilicon gate edges that are not in contact with any corresponding source or sources.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)

Abstract

A power device includes two gate stripes formed on an upper surface of the device, a source stripe perimeter comprising the total available shared perimeter between the two gate stripes and a corresponding source stripe, and a segmented source formed between the two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.

Description

    TECHNICAL FIELD
  • The present invention relates generally to a device and method for increasing Forward Biased Safe Operating Area ("FBSOA").
    • BACKGROUND
  • Figure 1 shows FBSOA 100 as the area under various limitation curves. For example, FBSOA is limited by a maximum current limitation 102. FBSOA is also limited by maximum power limitations. Power limitation curves are shown for 100 µs (104), 1 ms (106), 10 ms (108), and DC (110). A thermal instability limitation curve 112 and a RDS(on) limitation curve 116 are also shown in Fig. 1.
  • Generally, FBSOA is an important consideration in linear mode applications and in the design and use of pass-through Field-Effect Transistors ("FETs"). N-channel Metal-Oxide-Semiconductor FETs ("MOSFETs") are usually used in switching applications and hence FBSOA is sacrificed for RDS(on) and other parameters. P-channel MOSFETs are usually used in linear mode applications and hence FBSOA is also an important parameter for these devices as well.
  • It is difficult to improve FBSOA significantly.
  • FBSOA is determined by a complex chain of events involving electrical and thermal imbalances, amplified by a positive feedback at current levels below the zero-temperature coefficient point. A biasing point exists where the drain current and the transconductance of a device are temperature independent. Such a point is known as the zero-temperature coefficient (ZTC) bias point.
  • An imbalance in electrical characteristics, particularly in the device channel (Vt, Gm) will cause higher current density in one location. This leads to higher local power dissipation, resulting in a higher temperature, which then causes lower Vt, thus leading to even higher currents and the cycle continues eventually causing thermal runaway.
  • Even in the absence of electrical imbalances, an inherent thermal impedance imbalance between a die center and die edge causes the center of die to be hotter which then leads to electrical imbalance in Vt leading to eventual thermal run away.
  • This thermal imbalance is more pronounced in large versus small die leading to failures in die center at currents not proportional to die area.
  • Referring again to Fig. 1, the thermal instability region reduces FBSOA at high voltages as is seen in limitation curve 112. Reducing the thermal instability would result in an improved maximum power slope as shown by dashed line 114. It is clear that reducing thermal instability significantly increases FBSOA at higher voltages.
    • SUMMARY
  • There may be a demand for providing an improved concept for a semiconductor device.
  • Such a demand may be satisfied by the subject matter of any of the claims.
  • Some embodiments relate to a device comprising at least two gate stripes formed on an upper surface of the device; a source stripe perimeter comprising the total available shared perimeter between the at least two of gate stripes and a corresponding source stripe; and a segmented source formed between the at least two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.
  • Optionally, the segmented source comprises a partial single side source.
  • Further optionally, the segmented source comprises a checkered source.
  • Optionally, the segmented source comprises an asymmetrical checkered source.
  • Further optionally, the segmented source comprises a rounded checkered source.
  • Optionally, the segmented source comprises a laddered source.
  • Further optionally, the segmented source comprises an asymmetrical laddered source.
  • Optionally, the segmented source comprises a rounded laddered source.
  • Some embodiments relate to a device comprising a plurality of concentric source segmentation zones extending from a center of the device to edges of the device, wherein each concentric source segmentation zone comprises: a plurality of gate stripes formed on an upper surface of the device, a source stripe perimeter comprising the total available shared perimeter between two of the gate stripes and a corresponding source stripe; and a segmented source formed between two of the gate stripes, wherein an edge length of the segmented source covers a percentage of the source stripe perimeter that varies according to a distance of the concentric source segmentation zone from the center of the device.
  • Optionally, the percentage is at a minimum within a concentric source segmentation zone closest to the center of the device, and at a maximum within a concentric source segmentation zone closest to the edges of the device.
  • Further optionally, the plurality of concentric source segmentation zones comprises a plurality of oval or ellipse shaped concentric source segmentation zones.
  • Optionally, the plurality of concentric source segmentation zones comprises a plurality of circular concentric source segmentation zones.
  • Further optionally, the plurality of concentric source segmentation zones comprises a plurality of rectangular concentric source segmentation zones.
  • Optionally, the segmented source comprises a partial single side source.
  • Further optionally, the segmented source comprises a checkered source.
  • Optionally, the segmented source comprises a laddered source.
  • Some embodiments relate to a device comprising a plurality of cells, wherein each cell comprises a gate region on an upper surface of a device, wherein an inner perimeter of the gate region defines a source perimeter; and a segmented source having an outer perimeter adjacent to the source perimeter, wherein an outer perimeter of the segmented source is between 5% to 95% of the source perimeter.
  • Optionally, the segmented source comprises one or more segments.
  • Further optionally, the cell comprises a square, rectangular, hexagonal, or polygonal cell.
  • Optionally, the source perimeter comprises a square, circle, rectangle, hexagonal, or any polygonal perimeter.
  • A power device comprises at least two gate stripes formed on an upper surface of the device; a source stripe perimeter comprising the total available shared perimeter between the at least two of gate stripes and a corresponding source stripe; and a segmented source formed between the at least two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
    • Figure 1 is a chart of FBSOA for a typical power device;
    • Figure 2 is a plan view of a typical power device comprising a plurality of gate stripes and a plurality of source stripes;
    • Figure 3 is a plan view of a typical power device comprising two gate stripes and a single source stripe;
    • Figure 4 is a plan view of a typical power device comprising two gate stripes and two source stripes;
    • Figure 5 is a plan view of a power device according to an embodiment comprising a checkered source;
    • Figure 6A is a plan view of a typical power device comprising two gate stripes and single source stripe;
    • Figure 6B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 6A;
    • Figure 7A is a plan view of a typical power device comprising two gate stripes and two source stripes;
    • Figure 7B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 7A;
    • Figure 8A is a plan view of a power device comprising a checkered source according to an embodiment;
    • Figure 8B is a first cross-sectional view of the power device comprising a checkered source corresponding to the plan view of Fig. 8A;
    • Figure 8C is a second cross-sectional view of the power device comprising a checkered source corresponding to the plan view of Fig. 8A;
    • Figure 9 is a plan view of a power device comprising a partial single side source according to an embodiment;
    • Figure 10 is a plan view of a power device comprising a laddered source according to an embodiment;
    • Figure 11A is a plan view of a power device comprising a laddered source according to an embodiment;
    • Figure 11B is a first cross-sectional view of the power device comprising a laddered source corresponding to the plan view of Fig. 11A;
    • Figure 11C is a second cross-sectional view of the power device comprising a laddered source corresponding to the plan view of Fig. 11A;
    • Figure 12 is a plan view of a power device comprising an asymmetrical checkered source according to an embodiment;
    • Figure 13 is a plan view of a power device comprising an asymmetrical laddered source according to an embodiment;
    • Figure 14 is a plan view of a power device comprising a checkered source having rounded corners according to an embodiment;
    • Figure 15 is a plan view of a power device comprising a laddered source having rounded corners according to an embodiment;
    • Figure 16 is a table of simulation results for assessing the performance of segmented source devices according to embodiments;
    • Figure 17 is a table of experimental results for assessing the performance of segmented source devices according to embodiments;
    • Figure 18 is a plan view of a power device comprising radial variation of the source segmentation according to embodiments;
    • Figure 19 is a plan view of a power device comprising circular radial variation of the source segmentation according to an embodiment;
    • Figure 20 is a plan view of a power device comprising rectangular radial variation of the source segmentation according to an embodiment;
    • Figure 21A is a plan view of cellular power device having a square source in a square cell according to the prior art;
    • Figure 21B is a plan view of a cellular power device having a segmented square source with two segments in a square cell according to an embodiment;
    • Figure 21C is a plan view of a cellular power device having a segment square source with a single segment in a square cell according to an embodiment;
    • Figure 22 illustrates plan views of various power device cell configurations suitable for comprising segmented sources according to embodiments; and
    • Figure 23A is a plan view of a power device having a trenched gate according to the prior art;
    • Figure 23B is a cross-sectional view of the power device corresponding to the plan view of Fig. 23A;
    • Figure 24A is a plan view of a power device having a trenched gate and a segmented source according to an embodiment;
    • Figure 24B is a first cross-sectional view of the power device corresponding to the plan view of Fig. 24A; and
    • Figure 24C is a second cross-sectional view of the power device corresponding to the plan view of Fig. 24A.
    DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
  • Figure 2 is a plan view of a typical power device comprising a plurality of polysilicon gate stripes 202A, 202B, 202C, 202D, and 202E, and a plurality of source stripes 204A, 204B, 204C, and 204D. While five polysilicon gate stripes and four source stripes are shown in Fig. 2, any number can be used in a typical power device. The cell pitch ("cp") 206 of the power device is shown in Fig. 2, corresponding generally to the distance between a first polysilicon gate stripe such as gate stripe 202B, and a second polysilicon gate stripe such as gate stripe 202C.
  • Figure 3 is a plan view of a typical power device comprising two gate stripes 202A and 202B, and a single source stripe 204A. The total shared perimeter between the polysilicon gate stripes 202A and 202B and the source stripe 204A is defined as a "source stripe perimeter" to help explain the source segmentation of embodiments described herein. For example, in Fig. 3, the edges 206 of the source stripe 204A "covers" or occupies 100% of the "source stripe perimeter" of the device. The typical power device shown in Fig. 3 may suffer thermal instability limitations at higher voltages along curve 112 as was explained with respect to Fig. 1. Devices using source segmentation according to embodiments cover less than 100% of the source stripe perimeter in order to improve thermal stability at higher operating voltages in order to maximize FBSOA and extending thermal instability limitation curve from 112 to 114 as was shown in Fig. 1. In the conventional device of Fig. 3, the source 204A can occupy some or all of the area between the polysilicon gate stripes 202A and 202B, but occupies 100% of the source stripe perimeter as defined above.
  • Figure 4 is a plan view of a typical power device comprising two source stripes 404A and 404B, and two polysilicon gates 402A and 402B. In Fig. 4, the edges 406 of the source stripes 404A and 404B "covers" or occupies 100% of the "source stripe perimeter" of the device. Thus, the device shown in Fig. 4 is not considered to have source segmentation according to embodiments. While the total source area of the device in Fig. 4 is less than that of the device shown in Fig. 3, both devices still cover 100% of the source stripe perimeter of the device.
  • Figure 5 is a plan view of a power device according to an embodiment comprising a checkered source including individual sources 504A, 504B, and 504C, and polysilicon gate stripes 502A and 502B. Note that source 504A is laterally spaced apart from polysilicon gate stripe 502B and source 504B. Source 504B is laterally spaced apart from polysilicon gate stripe 502A and sources 504A and 504C. Source 504C is laterally spaced apart from polysilicon gate stripe 502B and source 504B. In Fig. 5, the total edge length 506 of the sources 504A, 504B, and 504C covers less than 50% of the "source stripe perimeter" 506 of the device. Optimum source segmentation coverage percentages for improving thermal stability at higher operating voltages in order to maximize FBSOA are discussed in detail below. The checker pattern pitch 508 is shown in Fig. 5. The checker pitch is defined as a distance including the length of sources 504B and 504C, the distance between the sources, and half of the distance between the next source above (source 504A) and the next source below.
  • Figure 6A is a plan view of a typical power device comprising two polysilicon gate stripes 602A and 602B and single source stripe 604A. Figure 6B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 6A showing the polysilicon gate stripes 602A and 602B formed on an upper surface of the device. The source 604A extends generally from polysilicon gate 602A to polysilicon gate 602B. The cross-sectional view of Fig. 6B also shows a body region 607, channel regions 606, and a drain 608 extending to a bottom surface of the device.
  • Figure 7A is a plan view of a typical power device comprising two polysilicon gate stripes 702A and 702B and two source stripes 704A and 704B. Figure 7B is a cross-sectional view of the typical power device corresponding to the plan view of Fig. 7A showing the polysilicon gates 702A and 702B formed on an upper surface of the device. While polysilicon gates are shown, other materials can be used. The source 704A extends generally from polysilicon gate 702A to a distance approximately one third of the way to polysilicon gate 702B. Similarly, source 704B extends generally from polysilicon gate 702B to a distance approximately one third of the way to polysilicon gate 702A. The cross-sectional view of Fig. 7B also shows a body region 707, channel regions 706, and a drain 708 extending to a bottom surface of the device. Note that the edge of sources 704A and 704B is not segmented because they occupy 100% of the total source stripe perimeter as defined above. The sources 704A, 704B, and the channel region 706 are shown as doped regions within the drain region 708. Other techniques for forming the sources, body, channel, and drain can be used, while preserving the general cross-sectional configuration shown in Fig. 7B.
  • Figure 8A is a plan view of a power device comprising polysilicon gate stripes 802A and 802B, as well as a checkered source including sources 804A and 804B according to an embodiment. Figure 8A also includes lines AA' and BB' defining planes orthogonal to the surface of the device for creating the cross-sectional views shown in Figs. 8B and 8C, respectively. In Figure 8A note that the edge length of sources 804A and 804B cover less than 50% of the available source stripe perimeter as was defined above.
  • Figure 8B is a first cross-sectional view of the power device along the plane defined by line AA' comprising a checkered source 804A, 804B corresponding to the plan view of Fig. 8A. Note that the source 804B extends generally from polysilicon gate 802A to a distance approximately halfway to polysilicon gate 802B. A channel 806A, a body region 807, and a drain extending to a bottom surface of the power device is also shown in Fig. 8B.
  • Figure 8C is a second cross-sectional view of the power device along the plane defined by line BB' comprising a checkered source 804A, 804B corresponding to the plan view of Fig. 8A. Note that the source 804A extends generally from polysilicon gate 802B to a distance approximately halfway to polysilicon gate 802A. A channel 806B, a body region 807, and a drain extending to a bottom surface of the power device is also shown in Fig. 8C. Other techniques for forming the source, body, channel, and drain can be used, while preserving the general cross-sectional configuration shown in Fig. 8B or 8C.
  • Figure 9 is a plan view of a power device comprising polysilicon gate stripes 902A and 902B and a partial single side source 904A according to an embodiment. In Fig. 9, the edge 906 of the partial single side source 904A covers less than 50% of the "source stripe perimeter" of the device as defined above. In the embodiment of Fig. 9, partial single side source 904A covers approximately 25% of the total available source stripe perimeter. While only two polysilicon gate stripes, one source 904A, and one source stripe edge 906 is shown in Fig. 9, it will be appreciated by those in the art that the plan view pattern shown is repeated both in the "X" and "Y" directions as many times as is desired. As previously mentioned, optimum source segmentation coverage percentages for improving thermal stability at higher operating voltages in order to maximize FBSOA are discussed in detail below.
  • Figure 10 is a plan view of a power device comprising a laddered source according to an embodiment. In Fig. 10, the total length of the edges 1006 of the laddered sources 1004A, 1004B, and 1004C covers more than 50% of the total available source stripe perimeter of the device as was previously defined. In the embodiment of Fig. 10, the total edge length 1006 of the laddered sources 1004A, 1004B, and 1004C covers approximately 67% of the source stripe perimeter. While only two polysilicon gate stripes, three sources 1004A, 1004B, and 1004C, and one source stripe edge 1006 is shown in Fig. 10, it will be appreciated by those in the art that the plan view pattern shown is repeated both in the "X" and "Y" directions as many times as is desired. As previously mentioned, optimum source segmentation coverage percentages for improving thermal stability at higher operating voltages in order to maximize FBSOA are discussed in detail below. The ladder pitch 1008 is shown in Fig. 10, and can be defined as a distance including the length of a source and the distance to another source. For example, source 1004C and the distance to source 1004B can be used to define the ladder pitch 1008.
  • While checkered source, partial single side source, and laddered source segmented patterns have been shown, other geometrical patterns that reduce the percentage of source coverage of the source stripe perimeter (segmented sources), preferably symmetrically, can be used. Some examples of segmented sources were shown and described above, but are not intended to be limiting. Other such segmented source patterns can be made for improving thermal stability at higher operating voltages.
  • The pattern pitch (for example the ladder or checker pitch) is ideally kept small so that temperature is uniform across the device. A range of few microns to tens of microns can be used in an embodiment.
  • Figure 11A is a plan view of a power device comprising polysilicon gate stripes 1102A and 1102B, as well as a laddered source including sources 1104A and 1104B according to an embodiment. Figure 11A also includes lines AA' and BB' defining planes orthogonal to the surface of the device for creating the cross-sectional views shown in Figs. 11B and 11C, respectively. The total edge length of sources 1104A and 1104B cover less than 100% of the total available source stripe perimeter.
  • Figure 11B is a first cross-sectional view of the power device along the plane defined by line AA' comprising a laddered source 1104A, 1104B corresponding to the plan view of Fig. 11A. Note that the source 1104B extends generally from polysilicon gate 1102A to polysilicon gate 1102B. Source 1104B, channel 1106, body 1107, and drain 1108 are shown in the cross-sectional view of Fig. 11B.
  • Figure 11C is a second cross-sectional view of the power device along the plane defined by line BB' comprising a laddered source 1104A, 1104B corresponding to the plan view of Fig. 11A. Note that neither of the laddered sources 1104A or 1104B is shown in Fig. 11C. Only polysilicon gates 1102A and 1102B, body 1107, and drain 1108 are shown in the cross-sectional view of Fig. 11C.
  • Figures 12 and 13 show plan views of asymmetrical segmented source patterns. Previous segmented source patterns shown and described were symmetrical. Though symmetrical patterns are generally preferred as having superior thermal stability and relative absence of "hot spots" asymmetrical can also be used in specific applications if desired.
  • Figure 12 is a plan view of a power device comprising an asymmetrical checkered source according to an embodiment, including polysilicon gate stripes 1202A and 1202B, as well as individual sources 1204A, 1204B, and 1204C. The spacing between sources 1204A and 1204B in the "Y" direction is smaller than the spacing between sources 1204B and 1204C in the "Y" direction. The plan view pattern shown in Fig. 12 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 13 is a plan view of a power device comprising an asymmetrical laddered source according to an embodiment, including polysilicon gate stripes 1302A and 1302B, as well as individual sources 1304A, 1304B, and 1304C. The spacing between sources 1204A and 1204B in the "Y" direction is smaller than the spacing between sources 1204B and 1204C in the "Y" direction. The plan view pattern shown in Fig. 12 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • While corner rounding of the segmented sources occurs during photolithography processing and diffusion, corner rounding can be accentuated by design. Rounded corners offer a slightly better tradeoff between FBSOA and RDS(on).
  • Figure 14 is a plan view of a power device comprising a checkered source having rounded corners according to an embodiment. The power device includes two polysilicon gate stripes 1402A and 1402B, individual rounded sources 1404A, 1404B, and 1404C. The rounded sources are shown as rectangular structures having rounded corners, but the amount of rounding can be further accentuated beyond that which is shown in Fig. 14 if desired. The plan view pattern shown in Fig. 14 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 15 is a plan view of a power device comprising a laddered source having rounded corners according to an embodiment. The power device includes two polysilicon gate stripes 1502A and 1502B, individual rounded sources 1504A, 1504B, and 1504C. The rounded sources are shown as rectangular structures having rounded corners, but the amount of rounding can be further accentuated beyond that which is shown in Fig. 15 if desired. The plan view pattern shown in Fig. 15 is repeated in the "X" and "Y" directions as many times as is desired for a power device application.
  • Figure 16 is a table of simulation results for assessing the performance of segmented source devices according to embodiments. Source segmentation is compared for a conventional (100% source) device and for a segmented source (with 50% source) device. Cell pitch is also compared for a 50% segmented source device and a conventional device. Parameters simulated include width (W), temperature divergence (Tm divg), and on resistance (RonA). Lower W (corresponding to a lower Gm) has lower Tm divergence and hence will have better FBSOA. 50% source segmentation and double cell pitch both give similar Tm divergence. However RDS(on) is significantly lower for the source segmentation design, and therefore superior in performance to the conventional device.
  • Figure 17 is a table of experimental results for assessing the performance of segmented source devices according to embodiments. A power device was measured with 33.3%, 50%, 66.7%, and 100% segmented source coverage of the source stripe perimeter. Corresponding drain-to-source on resistance RDS(on) was measured as 33.4 mΩ, 30.0 mΩ, 28.5 mΩ, and 27.0 mΩ, with changes therebetween of 5.4%, 10.5%, and 21.2%. Corresponding power for 10 ms was measured with a drain current at 9.5 A, 8.7 A, 7.5 A, and 6.3 A, with changes therebetween of 17.4%, 32.0%, and 40.5%. Lower source segmentation percentage (corresponding to a lower Gm) has higher FBSOA drain current at all pulse widths. The FBSOA improvement starts to taper off at source segmentation percentages lower than 50% and the RDS(on) penalty increases as well. A source segmentation coverage percentage range of 50-67% yields the best tradeoff between RDS(on) and FBSOA in this particular case. The optimum source coverage percentage range will be different for other specific designs or cases. However, other broader source segmentation percentage ranges such as 5-95% can also be used in embodiments with varying degrees of improvement in the FBSOA.
  • Figure 18 is a plan view of a power device 1800 comprising radial variation of the source segmentation according to embodiments. The die center of power device 1800 has the highest thermal impedance Rth and the edges of power device 1800 have the lowest thermal impedance Rth. This distribution of thermal impedance leads to thermal instability and FBSOA failure near the center of the die. Source segmentation coverage percentage can be varied radially to cancel the effect of inherent Rth variation. Relative temperatures vary from a maximum of about 0.87732 at the center of the die to a minimum of about 0.67768 in a first corner of the die and to a minimum of about 0.67603 in a second corner of the die.
  • Figure 18 is thus a plan view of a power device 1800 comprising a plurality of concentric source segmentation zones 1818, 1816, 1814, 1812, 1810, 1808, 1806, 1804, and 1802 extending from a center of the device (segmentation zone 1818) to edges of the device ( segmentation zones 1812, 1810, 1808, 1806, 1804, and 1802), wherein each concentric source segmentation zone comprises a plurality of gate stripes formed on an upper surface of the device, wherein a shared perimeter between the gate stripes defines a source stripe perimeter; and a segmented source formed between the gate stripes, wherein an edge length of the segmented source covers a percentage of the source stripe perimeter that varies according to a distance of the concentric source segmentation zone from the center of the device. For example, the percentage is at a minimum within a concentric source segmentation zone closest to the center of the device (segmentation zone 1818), and at a maximum within a concentric source segmentation zone closest to the edges of the device (segmentation zone 1802).
  • Source segmentation percentages (and therefore Gm) are kept lowest at the center of the die as the thermal impedance Rth is highest at center. Thus source segmentation percentage should be ideally varied inversely to the thermal impedance Rth. The ideal concentric source segmentation zone pattern is to substantially match the thermal impedance Rth pattern shown in Fig. 18. Circular and rectangular concentric source segmentation zone patterns approximate the oval or ellipse source segmentation zone pattern shown in Fig. 18. Other pattern variations can be used such as a rectangular pattern with rounded edges, for example. Many other such patterns can also be used.
  • Figure 19 is a plan view of a power device 1900 comprising circular radial variation of the source segmentation according to an embodiment. Circular concentric source segmentation zones 1908, 1906, 1904, and 1902 are shown. Source segmentation percentage is varied from the center of the die (zone 1908) to the edge of the die (zone 1902). The minimum source segmentation percentage is in the center zone 1908, and increases to a maximum source segmentation percentage in the edge zone 1902.
  • Figure 20 is a plan view of a power device comprising rectangular radial variation of the source segmentation according to an embodiment. Rectangular concentric source segmentation zones 2008, 2006, 2004, and 2002 are shown. Source segmentation percentage is varied from the center of the die (zone 2008) to the edge of the die (zone 2002). The minimum source segmentation percentage is in the center zone 2008, and increases to a maximum source segmentation percentage in the edge zone 2002.
  • In Figs. 18, 19, and 20 the segmented sources can comprise partial single side sources, checkered sources, or laddered sources, or any combinations thereof. The type of segmented sources can be the same in a plurality of concentric source segmentation zones, or can be varied from one source segmentation zone to another, or even within a single source segmentation zone.
  • Figure 21A is a plan view of cellular power device 2100A having a square source 2104A in a square cell 2102 according to the prior art.
  • Figure 21B is a plan view of a cellular power device 2100B having a segmented square source with two segments 2104B in a square cell 2102 according to an embodiment.
  • Figure 21C is a plan view of a cellular power device 2100C having a segment square source with a single segment 2104C in a square cell 2102 according to an embodiment.
  • Thus, according to embodiments, a cellular power device having a segmented source comprises a plurality of cells, wherein each cell comprises a gate region on an upper surface of a device, wherein an inner perimeter of the gate region defines a source perimeter, and a segmented source having an outer perimeter adjacent to the source perimeter, wherein an outer perimeter of the segmented source is between 5% to 95% of the source perimeter. The segmented source comprises one or more segments. Two source segments 2104B are shown in Fig. 21B, and a single source segment 2104C is shown in Fig. 21C.
  • Figure 22 illustrates plan views of various power device cell configurations suitable for comprising segmented sources according to embodiments. Shown in the table 2200 of Fig. 22 are seven different cellular designs commonly used for power devices. Table 2200 shows a linear cell 2202 and a square well in a square cell 2204, both previously described. Table 2200 also shows a circular well in a square cell 2206, a hexagonal well in a square cell 2208, a square well in a hexagonal cell 2210, a circular well in a hexagonal cell 2212, and a hexagonal well in a hexagonal cell 2214. Rectangular cells are also used. The source segmentation previously illustrated and described, particularly with respect to Figs. 21B and 21C, can be applied to any of these cellular layouts. For example a segmented source can be used where the cell comprises a square, rectangular, or hexagonal cell. A segmented source can be used where source perimeter comprises a square, circle, rectangle or hexagonal perimeter. Any of the other source segmentation features shown and previously described with respect to the linear cell can also be used, for example the use of evenly or irregularly spaced source segments or the use of source segments with rounded corners. Cellular power devices having segmented sources can also be used in the radial variation of the source segmentation according to embodiments.
  • It will be apparent to those skilled in the art that source segmentation as described herein can be extended to any other power device structure such as planar, trench, conventional, and charge balanced devices and also various device types including MOSFET, Insulated Gate Bipolar Transistors ("IGBT"), and Injection-Enhanced Gate Transistor ("IEGT") devices. The examples listed immediately above are not meant to be limiting. For example, source segmentation can be used in a trench device as is described below with respect to Figs. 23A, 23B, 24A, and 24B.
  • Figure 23A is a plan view of a power device having a trenched gate according to the prior art having a polysilicon trench gate 2302 and two adjacent sources 2304A and 2304B. Figure 23B is a cross-sectional view of the power device corresponding to the plan view of Fig. 23A, including trenched gate 2302, doped sources 2304A and 2304B, channel 2306, body 2307, and drain 2308 extending to a bottom surface of the power device. Note that in Figs. 23A and 23B the entire length of both edges of the polysilicon gate 2302 are in contact with the edge of sources 2304A and 2304B. In other words, 100% of the polysilicon gate perimeter is surrounded by a corresponding source edge.
  • Figure 24A is a plan view of a power device having a trenched gate 2402 and a checkered segmented source including sources 2404A and 2404B according to an embodiment. Figure 24B is a first cross-sectional view of the power device corresponding to the plan view of Fig. 24A along line AA', including trenched gate 2402, doped source 2404A, channel 2406A, body 2407, and drain 2408 extending to a bottom surface of the power device. Figure 24C is a second cross-sectional view of the power device corresponding to the plan view of Fig. 24A along line BB', including trenched gate 2402, doped source 2404G, channel 2406G, body 2407, and drain 2408 extending to a bottom surface of the power device.
  • Note that in Figs. 24A, 24B, and 24C less than the entire length of both edges of the polysilicon gate 2402 are in contact with the edge of a source. In the case shown in Figs. 24A, 24B, and 24C, less than 50% of the polysilicon gate perimeter is surrounded by a corresponding source edge. One of the polysilicon gate edges in contact with a corresponding source, and one is not. Additionally, there are polysilicon gate edges that are not in contact with any corresponding source or sources.
  • While only the checkered source segmentation technique is described and shown in the trench device example of Figs. 24A, 24B, and 24C any of the other source segmentation techniques described herein can be used as well.
  • While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Claims (15)

  1. A device comprising:
    at least two gate stripes formed on an upper surface of the device;
    a source stripe perimeter comprising the total available shared perimeter between the at least two of gate stripes and a corresponding source stripe; and
    a segmented source formed between the at least two gate stripes, wherein an edge length of the segmented source covers between 5% to 95% of the source stripe perimeter.
  2. The device of claim 1, wherein the segmented source comprises a partial single side source.
  3. The device of claim 1 or 2, wherein the segmented source comprises a checkered source.
  4. The device of any of the preceding claims, wherein the segmented source comprises an asymmetrical checkered source.
  5. The device of any of the preceding claims, wherein the segmented source comprises a rounded checkered source.
  6. The device of any of the preceding claims, wherein the segmented source comprises a laddered source.
  7. The device of any of the preceding claims, wherein the segmented source comprises an asymmetrical laddered source.
  8. The device of any of the preceding claims, wherein the segmented source comprises a rounded laddered source.
  9. A device comprising:
    a plurality of concentric source segmentation zones extending from a center of the device to edges of the device, wherein each concentric source segmentation zone comprises:
    a plurality of gate stripes formed on an upper surface of the device, a source stripe perimeter comprising the total available shared perimeter between two of the gate stripes and a corresponding source stripe; and
    a segmented source formed between two of the gate stripes, wherein an edge length of the segmented source covers a percentage of the source stripe perimeter that varies according to a distance of the concentric source segmentation zone from the center of the device.
  10. The device of claim 9, wherein the percentage is at a minimum within a concentric source segmentation zone closest to the center of the device, and at a maximum within a concentric source segmentation zone closest to the edges of the device.
  11. The device of claim 9 or 10, wherein the plurality of concentric source segmentation zones comprises a plurality of circular, rectangular, oval or ellipse shaped concentric source segmentation zones.
  12. The device of any of claims 9 to 11, wherein the segmented source comprises a partial single side source.
  13. The device of any of claims 9 to 12, wherein the segmented source comprises a checkered source.
  14. The device of any of claims 9 to 13, wherein the segmented source comprises a laddered source.
  15. A device comprising:
    a plurality of cells, wherein each cell comprises:
    a gate region on an upper surface of a device, wherein an inner perimeter of the gate region defines a source perimeter; and
    a segmented source having an outer perimeter adjacent to the source perimeter, wherein an outer perimeter of the segmented source is between 5% to 95% of the source perimeter.
EP19204671.2A 2018-10-23 2019-10-22 Increasing forward biased safe operating area by source segmentation Pending EP3644376A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/167,915 US10833671B2 (en) 2018-10-23 2018-10-23 Increasing forward biased safe operating area by source segmentation

Publications (1)

Publication Number Publication Date
EP3644376A1 true EP3644376A1 (en) 2020-04-29

Family

ID=68342543

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19204671.2A Pending EP3644376A1 (en) 2018-10-23 2019-10-22 Increasing forward biased safe operating area by source segmentation

Country Status (3)

Country Link
US (1) US10833671B2 (en)
EP (1) EP3644376A1 (en)
CN (1) CN111092116A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10998403B2 (en) * 2019-03-04 2021-05-04 Infineon Technologies Americas Corp. Device with increased forward biased safe operating area (FBSOA) through using source segments having different threshold voltages
US11217666B2 (en) 2019-09-17 2022-01-04 Infineon Technologies Americas Corp. Method of increasing forward biased safe operating area using different threshold voltage segments

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0405138A2 (en) * 1989-05-26 1991-01-02 Mitsubishi Denki Kabushiki Kaisha Insulated gate bipolar transistor and method of making the same
EP0772241A1 (en) * 1995-10-30 1997-05-07 STMicroelectronics S.r.l. High density MOS technology power device
US20070205442A1 (en) * 2005-02-10 2007-09-06 Katsuyuki Torii Semiconductor Device
US20160163854A1 (en) * 2014-12-08 2016-06-09 Fuji Electric Co., Ltd. Semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0208833D0 (en) * 2002-04-18 2002-05-29 Koninkl Philips Electronics Nv Trench-gate semiconductor devices
CN1812127A (en) * 2004-12-14 2006-08-02 松下电器产业株式会社 Vertical trench gate transistor semiconductor device and method for fabricating the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0405138A2 (en) * 1989-05-26 1991-01-02 Mitsubishi Denki Kabushiki Kaisha Insulated gate bipolar transistor and method of making the same
EP0772241A1 (en) * 1995-10-30 1997-05-07 STMicroelectronics S.r.l. High density MOS technology power device
US20070205442A1 (en) * 2005-02-10 2007-09-06 Katsuyuki Torii Semiconductor Device
US20160163854A1 (en) * 2014-12-08 2016-06-09 Fuji Electric Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
CN111092116A (en) 2020-05-01
US10833671B2 (en) 2020-11-10
US20200127656A1 (en) 2020-04-23

Similar Documents

Publication Publication Date Title
US6906381B2 (en) Lateral semiconductor device with low on-resistance and method of making the same
US20150194482A1 (en) Semiconductor device and method for fabricating the same
US9362351B2 (en) Field effect transistor, termination structure and associated method for manufacturing
WO2015162811A1 (en) Power semiconductor device
CN102246306A (en) Trench-based power semiconductor devices with increased breakdown voltage characteristics
CN103489864A (en) Power semiconductor device
US9818743B2 (en) Power semiconductor device with contiguous gate trenches and offset source trenches
EP3158590B1 (en) Modulated super junction power mosfet devices
EP3644376A1 (en) Increasing forward biased safe operating area by source segmentation
EP0114435B1 (en) Lateral dmos transistor devices suitable for sourcefollower applications
US20100102381A1 (en) Power semiconductor device
US7989878B2 (en) Cathode cell design
US20090072300A1 (en) Semiconductor device having trench gate structure
US20110156093A1 (en) High-voltage power transistor using soi technology
KR20080095764A (en) Semiconductor device
CN114497219A (en) Semiconductor device with a plurality of semiconductor chips
US10998403B2 (en) Device with increased forward biased safe operating area (FBSOA) through using source segments having different threshold voltages
US10957791B2 (en) Power device with low gate charge and low figure of merit
US20210242321A1 (en) Increasing forward biased safe operating area using different threshold voltage segments
US9882043B2 (en) Semiconductor device with trench termination structure
US11688770B2 (en) Method of increasing forward biased safe operating area using different threshold voltage segments
TWI546961B (en) High voltage metal-oxide-semiconductor transistor device
WO2021070382A1 (en) Switching element
JP6327747B2 (en) Semiconductor device
JP2022020539A (en) Semiconductor element

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200915

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20210930