EP3440892A1 - Method of reducing the harmonic content of the currents sunk by led strings driven by an integrated "direct ac" power supply and apparatuses associated to the method - Google Patents
Method of reducing the harmonic content of the currents sunk by led strings driven by an integrated "direct ac" power supply and apparatuses associated to the methodInfo
- Publication number
- EP3440892A1 EP3440892A1 EP16731678.5A EP16731678A EP3440892A1 EP 3440892 A1 EP3440892 A1 EP 3440892A1 EP 16731678 A EP16731678 A EP 16731678A EP 3440892 A1 EP3440892 A1 EP 3440892A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- led
- initial
- segment
- power supply
- led segment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 230000001131 transforming effect Effects 0.000 claims abstract description 4
- 230000007423 decrease Effects 0.000 claims description 7
- 239000000470 constituent Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 15
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000001228 spectrum Methods 0.000 description 3
- 239000002775 capsule Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/40—Details of LED load circuits
- H05B45/44—Details of LED load circuits with an active control inside an LED matrix
- H05B45/48—Details of LED load circuits with an active control inside an LED matrix having LEDs organised in strings and incorporating parallel shunting devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/355—Power factor correction [PFC]; Reactive power compensation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/36—Circuits for reducing or suppressing harmonics, ripples or electromagnetic interferences [EMI]
Definitions
- the invention relates to a method of reducing the harmonic content of currents sunk from the AC grid by light emitting diodes strings driven by low power constant current integrated power supplies (this type of power supplies will be referred to as "Direct AC"), not compliant with the EN61000-3-2 harmonic standard, in order to become compliant with said harmonic standard and therefore to became scalable, i.e. to allow parallel connection of multiple power supplies in order to obtain higher power supplies compliant too with said harmonic standard, and also relates to a series of apparatuses compliant to said harmonic standard.
- LED is the abbreviation of the light emitting diode.
- LED lighting technology is maturing fast, in the last 2 years becoming commercially available over 10 direct AC integrated circuits (abbreviated: IC).
- Direct AC technology is attractive because of its low cost, of its simplicity allowing the manufacturing of complete light engines on single printed circuit boards, because of lack of reactive components and due to its good electric parameters: high electrical efficiency (typically 90%) and good power factor (typically higher than 0.95).
- Figure 3 exhibits the time domain variation of the current sunk by the apparatus in Figure 1 and Figure 4 exhibits its harmonic content together with the individual harmonic limits, as they are set by the EN61000-3-2 harmonic standard. Acknowledging the standard is only recommended for powers lower than 25W but is mandatory for powers higher than 25W, a lighting apparatus having a rated power higher than 25W and manufactured by simply scaling of any number of not compliant and low power direct AC integrated power sources, is still not compliant and not usable.
- the not compliant harmonic content is mainly due to the fact that given technological and practical reasons, the ratios of currents sunk by the integrated circuit from the grid is fixed, having the first step/current jump of higher value relative to next steps, Which condition a relatively tight ratio of number of LEDs that make up each of the 4 LED segments.
- Each LED segment includes one LED device or a plurality of LED? devices, which are connected to each other in series. Needless to say, a plurality of LED devices can be connected to each other in series inside a LED package as the LED segment.
- Each LED segment can include an arbitrary number of LED devices (at least one LED device).
- the LED device can be a single LED chip, or a single package including a plurality of collectively-arranged LED chips.
- that fixed currents ratio requires the approximate number of LEDs of each constituent segment Si, ...,S 4 as following: S! contains about 55 LEDs, S 2 contains about 18 LEDs, S 3 contains about 16 LEDs and S 4 contains about 6 LEDs.
- S! contains about 55 LEDs
- S 2 contains about 18 LEDs
- S 3 contains about 16 LEDs
- S 4 contains about 6 LEDs.
- the example is not limitative, and the LED segments may also contain other combinations of numbers of LEDs.
- the fixed ratios of sunk currents (61/77/94/100) in conjunction with the high level of the first sunk current, requires on one hand the LED segment Si to contain a large number of LEDs, which in turn determines the apparatus to start sinking current later, with a delay greater than 1 .3ms from the zero crossing of sine grid voltage, and on the other hand, it makes the first step / current jump, corresponding to segment Si to be much higher (about 3-fold) than the following steps/levels of sunk current; both effects (late entry into conduction and the first current step of higher value relative to next steps) contribute decisively to the increased levels of odd harmonics of the sunk current, thus exceeding the limits imposed by EN61000-3-2 standard.
- the technical problem solved by the invention is the decrease of the harmonic content of the currents sunk by direct AC power sources driving LED strings below the limits required by EN61000-3-2 standard.
- the method according to the invention of reducing the harmonic content of the currents sunk by at least one primary direct AC power supply integrated circuits driving a LED string circuit divided into several LED segments, comprises the steps of adding to the circuit at least one secondary direct AC power supply integrated circuits and reshaping the shape of current sunk by the primary and the secondary direct AC power supply integrated circuits by transforming the LED string from a LED string divided in an initial lower number of LED segments into a LED string divided in a higher number of LED segments, through splitting the first initial LED segment into several additional LED segments and separately driving the additional LED segments by the at least one secondary direct AC power supply integrated circuits.
- the life time of the power supply has the same order of magnitude to the lifetime of the LEDs.
- Figure 1 is a circuit schematic diagram showing a known light engine with the LED string driven by a 4 LED segments low power integrated direct AC power supply.
- Figure 2 is a circuit schematic diagram showing the known scaling method, used to increase the rated power
- Figure 3 is a graph showing the time variation of the current sunk by the apparatus in Figure 1
- Figure 4 is a graph showing the frequency spectrum of the current in Figure 3
- Figure 5 is a circuit schematic diagram showing the wiring of a first preferred embodiment of a LED lighting apparatus according to the invention, having its first initial LED segment ST divided into four additional LED segments
- Figure 6 is a graph showing the time domanin variation of the current sunk by the apparatus in Figure 5
- Figure 7 is a graph showing the frequency spectrum of the current in Figure 6
- Figure 8 is a circuit schematic diagram showing the wiring of a second preferred embodiment, consisting of the scaling of the power supply in Figure 5 according to the invention, having its first initial LED segment Si divided into four additional LED segments
- Figure 9 is a circuit schematic diagram showing the wiring of a third preferred embodiment as an alternative example of scaling of the power supply in Figure 5, according to the invention, having its first initial LED segment Si divided into three additional LED segments
- Figure 10 is a circuit schematic diagram showing the wiring of a fourth preferred embodiment as an alternative example of scaling of the power supply in Figure 5, according to the invention, having its first initial LED segment Si divided into two additional LED segments
- the method of reducing the harmonic content of the current sunk by at least one primary direct AC power supply integrated circuits IC I L IC1 2 ,..., IC1 n driving a LED string circuit divided into several LED segments is comprising the steps of adding to the circuit at least one secondary direct AC power supply integrated circuits ⁇ C2i , IC2 2 ,..., IC2 n and reshaping the shape of the, current sunk by the primary together with the secondary direct AC power supply integrated circuits IC1 i, IC1 2 ,..., IC1 n ; IC2i , IC2 2 ,..., IC2 n by transforming the LED string from a LED string divided in an initial lower number of LED segments Si , S 2 , S 3 , S into a LED string divided in a higher number of LED segments; through splitting the first: initial LED segment Si into several additional LED segments S-m , Si ⁇ , Sif3, Sif 4 and separately driving the additional LED segments Sm , S
- the method according to the invention is not limited to a particular split in additional LED segments.
- the first initial LED segment Si can be split into two, or three, or four, or more additional LED segments.
- Figure 5 exhibits the wiring diagram of a first preferred embodiment of a LED lighting apparatus powered directly from the public grid, associated to the method according to the invention and comprising:
- a bridge rectifier PR whose "positive" output is series connected to the anode of a string of series connected LEDs divided into four initial LED segments Si , S 2 , S 3 , S 4 , a primary direct AC integrated power supply IC1 whose internal current sources are connected respectively to the anode of the first LED of the second initial LED segment S 2 , respectively to the anode of the first LED of the third initial LED segment S 3 , respectively to the anode of the first LED of the fourth initial LED segment S 4 , respectively to the cathode of the last LED of the string (i.e. of the fourth initial LED segment S 4 ), in which the GND pin of the primary direct AC integrated power supply IC1 , the cold end of its current set resistor R1 and the "negative" output of the bridge rectifier PR are connected to ground,
- the initial LED segments Si, S 2 , S 3 and S 4 are successively and sequentially switched in by the primary direct AC integrated power supply IC1 and at the decrease of voltage U A B below the respective threshold voltages of the initial LED segments, the initial LED segments S 4 , S3, S 2 and Si are successively and sequentially switched out by the primary direct AC integrated power supply ICT
- the apparatus also comprising a circuit element Z fitted between the first initial LED.
- segment S-t and the second initial LED segment S 2 thus the initial LED string becoming split in: a first LED segment Sm, a second LED segment Si f2 , a third LED segment Si f3 , a fourth LED segment S1f4, the circuit element Z, a fifth LED segment S 2 , a sixth LED segment S3 and: a seventh LED segment S ,
- the apparatus further comprising a secondary direct AC integrated power supply IG2 whose internal current sources are. connected to the taps between the first LED segment Sm and the second LED segment Si f2 respectively between the second LED segment Si f2 and the third LED segment S 1f3 , respectively between the third LED segment Si f3 and the fourth LED segment Sif4, respectively between the fourth LED segment Si f4 and the circuit element Z, where the GND pin of the secondary direct AC integrated power supply IC2, together with the cold end of its set resistor R2 are connected to the tap between the circuit element Z and the fifth LED segment S 2 .
- a secondary direct AC integrated power supply IG2 whose internal current sources are. connected to the taps between the first LED segment Sm and the second LED segment Si f2 respectively between the second LED segment Si f2 and the third LED segment S 1f3 , respectively between the third LED segment Si f3 and the fourth LED segment Sif4, respectively between the fourth LED segment Si f4 and the circuit element Z, where the GND pin of the secondary direct AC integrated power
- the circuit element Z on which falls the minimum voltage required to bias the internal circuitry of the direct AC integrated power supply IC2, may be a resistor, a few volts reverse polarized zenner diode or even a forward biased LED.
- the aditional LED segments Sm, Si f2 , Si f3 , and Si f4 are successively and sequentially switched in by the secondary direct AC integrated power supply IC2, and at the decrease of voltage UAB below the respective threshold voltages of LED segments, after the successive and sequential switch out of the initial LED segments S 4 , S 3 , S 2 and Si (Si now split in additional LED segments S-m, Si f2 , Sif3, Si f4 ) by the primary direct AC integrated power supply IC1 , the aditional LED segments Si f4 , S-
- the level of sunk current levels is selected the number of LEDs consisting each additional LED segment, so that the current sunk by the apparatus to vary in steps, approximately linearly over time, as seen in Figure 6.
- the number of LEDs in each additional segment resulting in the sunk current variation as shown in Figure 6 is: Sm contains 15 LEDs, Si f2 contains 18 LEDs, Sif3 contains 9 LEDs, Si f4 contains 6 LEDs and circuit element Z contains 1 single LED.
- the division of the LED segment S ! in four additional LED segments as shown above is not unique, several divisions being possible, as well as several levels of set currents sunk by IC2; the frequency harmonics of sunk current given the variation indicated above are compliant to harmonic standard.
- Each LED segment can include an arbitrary number of LED devices (at least one LED device).
- the LED device can be a single LED chip, or a single package including a plurality of collectively-arranged LED chips.
- the LED segments may also contain other numbers of LEDs, including but not limited to an equal numbers of LEDs in each initial LED segment (except for S-i) and any additional LED segment.
- the initial LED segment Si may include 54 LED chips divided in 4 additional LED segments as following: aditional LED segment S-m includes 21 LEDs, and each of the following additional LED segments Sif2, Sif 3 and Sif 3 includes 10 LEDs, or all LED segments may include an equal number of LEDs.
- the AC grid voltage passes through zero. It is also considered that at the AB terminals it is applied a 230Vef and 50Hz sinusoidal AC voltage.
- the LEDs threshold voltage is about 2.8V and respectively the forward directional (anode to cathode) voltage drop at nominal current is about 3.2V.
- the apparatus does not sink any current from the grid.
- the UAB voltage By increasing the voltage UAB between 0 Volts and up to 42V (the threshold voltage of LED segment S-m is 42V, 15LED x cca. 2.8V) the apparatus does not sink any current from the grid.
- the UAB voltage By further increasing the UAB voltage over the threshold voltage of Sm , through LEDs that constitute the segment Sm it starts flowing a current determined by the voltage to current characteristic of the 15 LEDs constituting the segment S m ⁇ the current flowing through the circuit closes to the ground via the internal current source of IC2 which is connected between its terminals; ⁇ and Rext, through the set resistor R2, through the : internal current source of IC1 which is connected between its terminals ⁇ and Rext and ⁇ • through ; the set resistor R1
- the variation (increase) of the UAB voltage translates into the variation (increase) of the voltage drop at the IC2 terminals.
- the threshold voltage of LED segment Si f2 about 50.4V, 18LED x 2.8V
- the LED segment Sif 2 starts flowing a current passing through the internal current source of IC2 connected between the terminal ⁇ 0 ⁇ 2 and R ex t, through resistor R2 and closing to the ground on the same route as the current sunk by IC2 through ⁇ 0 ⁇ ⁇
- the current sunk through the terminal ⁇ decreases by an equal amount so that at U A B voltage the current sunk by the terminal ⁇ 0 ⁇ drops to zero.
- the current flowing through the additional LED segments Sm and Si f2 of the initial LED segment S-i, Sm and Si f2 now connected in series increases up to the current level set and limited ⁇ 0 ⁇ 2 , namely 23.3mA.
- the current passing through the circuit element Z also closes to the ground via the terminal IOUTI-ICI, Rext and ' resistor R1 so the sum of the current flowing through the circuit element Z and 30mA will be limited to the first level set by IC1 which in this exemplary embodiment is 36,7mA. .
- the primary direct AC power supply IC1 operates classically, successively sinking the current in well-established constant levels through the already switched in additional LED segments that constitute the initial LED segment S1 , as well as through the sequentially switched in initial LED segments S 2 -S 4 .
- the apparatus both successively switching out the initial LED segments as well as the additional LED segments that constitute the initial LED segment Si in reverse order, and sinking a descending current in the same well established constant levels and at the same well-established moments in time.
- Figure 6 exhibits the time domain variation of the current sunk by the apparatus in Figure 5
- Figure 7 exhibits the frequency spectrum of the current sunk by the apparatus in Figure 5 where it is seen that its harmonics are lower than the limits set by EN61000-3-2
- Figure 8 exhibits a circuit schematic diagram showing the wiring of a second preferred embodiment consisting of the scaling of the power supply in Figure 5, according to the invention, having its first initial LED segment Si divided into four additional LED segments.
- Figure 9 is a circuit schematic diagram showing the wiring of a third preferred embodiment of a LED lighting apparatus powered directly from the public AC grid as an alternative example of scaling the power supply in Figure 5, associated with the method according to the invention which differs from the wiring diagram shown in Figure 8 as follows:
- the first initial LED segment Si is divided into three additional LED segments Sm ,
- circuit element Z is serially connected between the second initial LED segment S2 and the third initial LED segment S3
- all LED segments Sifi , Sif2, Sif 3 , S 2 , S 3 and S 4 may have an equal number of LEDs.
- Sm , Sif2, Sif3, S2, S3 and S 4 may each have 14 LEDs; the number of LEDs in the LED segments is not limited to 14, it varies between 13 and 16 depending on the maximum grid voltage; thus, at rated power, the direct forward voltage drop for all the LEDs connected in series in the string has to be equal to or slightly smaller than the maximum, peak voltage, of the grid at nominal voltage.
- Figure 10 is a circuit schematic diagram showing the wiring of a fourth preferred embodiment as an alternative example of scaling of the power supply in Figure 5, associated with the method according to the invention which differs from the diagram in Figure 8 as follows:
- the first initial LED segment Si is divided into 2 additional LED segments Sm, Sif2
- circuit element Z is serially connected between the third initial LED segment S 3 and the fourth initial LED segment S 4
- each of Si f1 , Sif 2 , S 2 , S 3 and S 4 can consist of 19 LEDs.
- the internal current sources of the at least one secondary direct AC power supply integrated circuits IC2i, IC2 2 ,..., IC2 n are connected to the taps between the first LED segment Sm and the second LED segment Si f2 , respectively between the second LED segment S-i f2 and the third LED segment Si f3 /S 2 , respectively between the third LED segment S 1f3 /S 2 and the fourth LED segment Si f4 /S 2 /S 3 , respectively between the fourth LED segment Si f /S 2 /S 3 and the circuit element
- the total number of the primary direct AC power supply integrated circuits IC11. IC1 2 , - ⁇ > may differ from the total number of the secondary direct AC power supply integrated
- Z is connected between the last LED segment driven by the secondary direct AG power supply integrated circuits (loiru in that case) and their GND pin, together with the cold terminal of the set resistor of these secondary direct AC power supply integrated circuits.
- the advantage of splitting the initial LED segment Si into four additional segments Si f i,Si f2 , Si f3 ,Si f4 is obtaining maximum performances in terms of the harmonic content of the current sunk; namely, the harmonic content of the current sunk is the lowest possible.
- the harmonic content of the current sunk remains in accordance with the EN61000-3-2 standard but the cost of the associated apparatuses is much lower given the possibility of using exclusively cheaper multichip packaged LEDs.
Abstract
Description
Claims
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/RO2016/000014 WO2017176141A1 (en) | 2016-04-05 | 2016-04-05 | Method of reducing the harmonic content of the currents sunk by led strings driven by an integrated "direct ac" power supply and apparatuses associated to the method |
Publications (2)
Publication Number | Publication Date |
---|---|
EP3440892A1 true EP3440892A1 (en) | 2019-02-13 |
EP3440892B1 EP3440892B1 (en) | 2022-01-12 |
Family
ID=56194542
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16731678.5A Active EP3440892B1 (en) | 2016-04-05 | 2016-04-05 | Led lighting apparatus driven directly from the public ac grid |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP3440892B1 (en) |
CN (1) | CN109156056B (en) |
WO (1) | WO2017176141A1 (en) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9398656B2 (en) * | 2012-05-16 | 2016-07-19 | Beijing EffiLED Opto-Electronics Technology Co., Ltd. | Device and method for driving an LED light |
CN103209506B (en) * | 2013-04-25 | 2015-02-18 | 合肥云杉光电科技有限公司 | Low-voltage bypass electricity taking method for alternating current direct driving light-emitting diode (LED) and integrated circuit |
KR101610617B1 (en) * | 2013-05-23 | 2016-04-08 | 주식회사 실리콘웍스 | Led lighting apparatus |
CN104780646B (en) * | 2014-01-15 | 2018-06-05 | 四川新力光源股份有限公司 | A kind of LED drive circuit for supporting controllable silicon light modulation |
KR101582450B1 (en) * | 2015-08-13 | 2016-01-21 | 주식회사 실리콘웍스 | Lighting apparatus |
-
2016
- 2016-04-05 CN CN201680085920.5A patent/CN109156056B/en active Active
- 2016-04-05 WO PCT/RO2016/000014 patent/WO2017176141A1/en active Application Filing
- 2016-04-05 EP EP16731678.5A patent/EP3440892B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP3440892B1 (en) | 2022-01-12 |
CN109156056B (en) | 2020-10-30 |
CN109156056A (en) | 2019-01-04 |
WO2017176141A1 (en) | 2017-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104041187B (en) | A kind of drive circuit of light-emitting component and lighting device | |
US8130524B2 (en) | Bi-directional DC to DC power converter having a neutral terminal | |
WO2011096585A1 (en) | Led drive circuit | |
US20110227485A1 (en) | AC LED lamp involving an LED string having separately shortable sections | |
US20070133230A1 (en) | Multiphase Voltage Sources Driven AC_LED | |
CN106605448B (en) | Lighting device | |
US9681511B1 (en) | LED driver circuits | |
CN204697325U (en) | For the control circuit of control LED and the control circuit for reducing the flicker from LED | |
CN105323910A (en) | Lighting device and light-emitting device | |
US10405387B2 (en) | LED lighting device using AC power supply | |
US8164273B1 (en) | Light emitting diode circuits for general lighting | |
US10270359B2 (en) | Multi-use driver circuits | |
US20160278171A1 (en) | Driver Module for Driving LEDs | |
RU2550499C2 (en) | Light source with regulated luminous power and colour temperature shift | |
Gao et al. | A hybrid LED driver with improved efficiency | |
JP2011198561A (en) | Led drive circuit | |
EP3440892B1 (en) | Led lighting apparatus driven directly from the public ac grid | |
KR102352631B1 (en) | Circuit and method to control led lighting apparatus | |
KR102654416B1 (en) | light emitting diode lighting device | |
CN111010763A (en) | Dimming method of high-power LED constant current driving device | |
US20100315014A1 (en) | LED light string | |
KR101069550B1 (en) | The lighting circuit of module led | |
JP2010263628A (en) | Bi-direction constant current device and led lamp employing the same | |
CN108156713A (en) | A kind of adaptive LED lamp | |
RU168568U1 (en) | LED LAMP DRIVER WITH RESISTIVE VOLT-AMP CHARACTERISTIC |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20181009 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20190812 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602016068292 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: H05B0033080000 Ipc: H05B0045480000 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H05B 45/48 20200101AFI20210726BHEP Ipc: H05B 45/36 20200101ALI20210726BHEP Ipc: H05B 45/355 20200101ALI20210726BHEP |
|
INTG | Intention to grant announced |
Effective date: 20210816 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602016068292 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1463223 Country of ref document: AT Kind code of ref document: T Effective date: 20220215 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20220112 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1463223 Country of ref document: AT Kind code of ref document: T Effective date: 20220112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220512 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220412 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220413 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220512 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602016068292 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20221013 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20220412 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220405 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220430 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220412 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220430 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220430 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220405 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20230420 Year of fee payment: 8 Ref country code: BG Payment date: 20230420 Year of fee payment: 8 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20160405 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220112 |