EP3417538A1 - Converter - Google Patents
ConverterInfo
- Publication number
- EP3417538A1 EP3417538A1 EP17702562.4A EP17702562A EP3417538A1 EP 3417538 A1 EP3417538 A1 EP 3417538A1 EP 17702562 A EP17702562 A EP 17702562A EP 3417538 A1 EP3417538 A1 EP 3417538A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- submodule
- terminal
- switching elements
- switching element
- submodules
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/4835—Converters with outputs that each can have more than two voltages levels comprising two or more cells, each including a switchable capacitor, the capacitors having a nominal charge voltage which corresponds to a given fraction of the input voltage, and the capacitors being selectively connected in series to determine the instantaneous output voltage
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2089—Modifications to facilitate cooling, ventilating, or heating for power electronics, e.g. for inverters for controlling motor
- H05K7/209—Heat transfer by conduction from internal heat source to heat radiating structure
Definitions
- the invention relates to a converter for converting an input voltage applied between two input terminals into an alternating voltage having a predetermined amplitude and frequency for driving a single- or multi-phase load, having at least two submodules of an inverter arm connected in series with one another.
- Modern modular converter topologies with multilevel characteristics consist of identically structured functional units, which are referred to as submodules and are constructed either as half-bridge or full-bridge submodules. These are connected in series to provide an inverter phase.
- the interconnection of a large number of half-bridge submodules in series takes up a large amount of installation space. This ensures high costs of the inverter.
- the power semiconductor switching element Drain or collector terminal of the power semiconductor switching element.
- the power semiconductor switching element is pressed di ⁇ rectly with its large-area connection contact to a heat sink.
- an insulator is arranged between these two surfaces.
- connection cables and in the contact points can be minimized and dissipated by larger cable cross-sections and larger contacts verwen ⁇ det.
- this in turn means that the construction and connection technology is very large and heavy.
- a converter for converting an input voltage applied between two input terminals into an alternating voltage of predetermined amplitude and frequency for driving a single- or multi-phase load, comprising at least two submodules of an inverter arm connected in series with each other, each submodule comprising the following a circuit carrier; at least two controllable Switching elements which are electrically interconnected on the circuit carrier; a first submodule port; a second submodule connection.
- First main terminals of the controllable switching elements of the at least two submodules are thermally connected to a cooling surface of a heat sink.
- the second Submodulan gleich a first of the at least two sub-modules is connected to a first Submodulan gleich one of the at least two half-bridge two submodules ⁇ th.
- the converter is characterized in that the connection of the second submodule connection of the first submodule to the first submodule connection of the second submodule is realized by a conductive layer applied to the cooling surface.
- the series connection of the submodules can be made very compact.
- the mounting effort is minimized.
- a direct cooling of the electrical contacts and the conductive layer is realized.
- the first main terminals of the switching elements surface contacts, which are vollflä ⁇ chig applied to the conductive layer. This not only ensures a high current carrying capacity. Rather, the heat transfer in the direction of the conductive layer and of the heat sink can also take place via the first main connections of the heat transfer in the switching elements. In addition, the manufacturability is facilitated because the first main terminals in a simple manner on the conductive
- the first main terminals of the switching elements are non-positively
- the conductive layer is a metal rail, which is connected via the insulation ⁇ layer with the heat sink.
- a further advantageous embodiment provides that the electrical connection, ie, the node between the second main terminal of the first switching element and the ers ⁇ th main terminal of the second switching element of a jeweili ⁇ gen submodule via one or implemented plurality of conductive paths of the sound ⁇ tung carrier of the submodule is ,
- the circuit carrier for example, so-called. Dickleiterbahnen (ie conductor thicknesses greater than 400 ⁇ ) have.
- a further embodiment provides that between the two input terminals per phase two inverters serially ver arms are ⁇ switches, wherein a node point between the two
- Inverter arms is coupled to an output terminal of an inverter phase.
- the inverter comprises per
- Inverterarm and phase at least two submodules.
- a respective submodule comprises a half bridge with two controllable and serially interconnected switching elements.
- the first submodule connection is electrically connected to a first main connection of a first of the at least two switching elements (high-side switching element).
- the second Submodulan gleich is elec trically ⁇ connected to a node of a second main terminal of the first switching element and a first main terminal ei ⁇ nes second of the at least two switching elements (low-side switching element).
- the submodule comprises a full bridge with two parallel connected
- Half bridges wherein in a first of the half bridges, a first and a second switching element are connected in series and in a second of the half bridges, a third and a fourth switching element are connected in series.
- the first submodule terminal is electrically connected to a node of a second main terminal of the first switching element and a first main terminal of the second switching element.
- the second Submodulan gleich is electrically connected to a node of a second main terminal of the third switching element and a first main terminal of the fourth switching element ver ⁇ prevented.
- the first main terminals of the first and third switching elements are electrically connected to each other via a further conductive layer on the cooling surface.
- FIG. 3 shows a schematic representation of two half-bridge submodules arranged on a heat sink in a conventional design variant
- Fig. 4 is a schematic representation of a plurality of half-bridge submodules on a heat sink in an embodiment of the invention.
- FIG. 1 shows an inverter phase of a converter in a so-called multi-level topology.
- eight identically constructed submodules SM1, SM8 are interconnected between an input terminal 101 and an input terminal 102.
- a node 103 between the half-bridge sub-modules SM4 and SM5 is connected to an output terminal 104 of the inverter phase.
- the submodules SM1, SM4 interconnected between the input terminal 101 and the node 103 are assigned to an upper inverter arm.
- the intermediate see the node 103 and the input terminal 102 seri ⁇ ell interconnected submodules SM1, SM8 are associated with a lower Inverterarm. Between the input terminals 101 and 102 is applied to a DC voltage Ui.
- the input terminals 101, 102 are connections of a DC voltage intermediate circuit (not shown here).
- a just ⁇ if not shown control circuit which controls the contained in the respective sub ⁇ modules SM1, SM8 switching elements and switch in a suitable manner conductive and blocking tet, can be tapped at the output terminal 104, an AC voltage.
- each of the half-bridge submodules SM comprises two series-connected switching elements Si, S 2 .
- the switching elements Si, S2 are for example
- the drain D as designated first main terminal of the switch Tele ⁇ ments Si is connected to a first Submodulan gleich Xi.
- Switching element Si is connected to the drain terminal D of the second switching element S2.
- the node between the source terminal S of the switching element Si and the drain terminal of the switching element S2 forms a second Submo ⁇ dulan gleich X2 ⁇
- the source terminal of the second shawl Tele ⁇ ments S2 is through a capacitor C SM to the drain terminal of the first Switching element Si connected.
- an optional output network NW can be connected to the nodes marked with the reference symbols P and N.
- Submodule connections Xi, X2 of the respective half-bridge Submodu ⁇ le connected in series with each other.
- the first submodule connection Xi of the submodule SM1 is connected to the input connection 101.
- the second submodule connection X2 of the submodule SM1 is connected to the first submodule connection Xi of the submodule SM2.
- the second submodule connection X2 of the submodule SM2 is in turn connected to the first submodule connection of the submodule SM3, etc.
- the second submodule connection X2 of the submodule SM8 is finally connected to the input connection 102.
- the output terminal 104 is the inverter phase of the converter 1 via the node 103 both with the second submodule connection X2 of the submodule SM4 and also connected to the first submodule connection Xi of the submodule SM5.
- FIG. 3 shows a possible design variant for two printed circuit board-based submodules SM1, SM2 arranged adjacently on a heat sink 12.
- each submodule SM1, SM2 is constructed using discrete power semiconductor switching elements and a circuit carrier. This results in better electrical properties compared to the known from the prior art direct copper bonding (DCB).
- DCB direct copper bonding
- the sub-modules SM1, SM2 (applicable in a corresponding manner, this na- Trlich also for the other, in Fig. 3, not shown, submodules SM3, SM8) each comprise a Heidelbergungsträ ⁇ ger 11.
- On the circuit substrate 11 are two power semiconductors switching elements 10 applied , Each of the power semiconductor switching elements comprises three contact pins, which are plugged and soldered through corresponding openings or bores of the circuit carrier 11 (not shown in detail in FIG. 3).
- the three contact pins represent the drain terminal D (first main terminal), the source terminal S (second main terminal) and the gate terminal G (control terminal).
- the conductor 14 may be formed as a thick copper conductor.
- the electrical connection between the source terminal S of Si and the drain terminal D of S2 forms the second submodule connection X2 explained in connection with FIG. 2.
- the first submodule connection Xi is the drain terminal D of the power semiconductor circuit labeled Si.
- switching element 10. The heat dissipation of the power semiconductor switching elements 10 it ⁇ follows directly to the drain terminals D by direct pressing of the formed on the back of the discrete power semiconductor switching elements 10 drain terminals D of the above-mentioned heat sink 12. In order to short-circuit the drain terminals D via the To avoid heat sink 12, a good thermal conductivity insulating layer 13 is applied to the viewer facing side of the heat sink 12. For a close contact between the backside contacts
- the power semiconductor switching elements for example, be screwed onto the heat sink 12 ⁇ .
- a cable 15 is used in the arrangement according to FIG. This is screwed, for example, between corresponding contact surfaces of the circuit carrier 11 electrically in the manner shown in Fig. 3. Due to the current heat losses occurring at the contact points between the cable 15 and the respective circuit carriers 11 of the half-bridge submodules SM1, SM2 large cable cross-sections and large contacts are used. However, this leads to the construction and connection technology being very large and heavy.
- Fig. 4 shows a construction variant according to the invention.
- the switching module SM1 is shown in part as well as the switching modules SM2 and SM3 connected in series with it.
- the marked in Fig. 3 by the reference numeral 15 electrical connection is replaced in each case in the OF INVENTION ⁇ to the invention build variant, by a conductive layer 16, which semiconductor switching elements between the discrete power 10 and the insulating layer 13 is arranged on the cooling body 12.
- the drain terminal of the second switching element S2 of the half-bridge sub-module SM2 and the drain terminal D of the first shawl Tele ⁇ ment Si of the adjacent half-bridge submodule (here: SM3) applied to another conductive layer.
- the drain terminals of the switch elements of adjacent half bridge sub-modules are thus applied.
- the series connection of the half-bridge submodules can be made very compact. In particular, results in a compact series circuit with minimal mounting effort. It is a direct cooling of the electrical ⁇ rule contacts and the electrical layers possible.
- the electrical layers are realized, for example, in the form of metal rails.
- the node or output terminal can be realized with the aid of the conductive layer.
- the conductive layer can, for example, a pointing away from the circuit carriers tab (not shown), so that a screw connection or plug-in connection can be made at the output terminal in FLAE ⁇ chenbericht the tab.
- the inventively proposed structuriva ⁇ variant is characterized in that all contact points (ie, the drain terminals of the power semiconductor switching elements) at the same time are those points at which the heat of the power semiconductor switching elements is dissipated. Thus it ⁇ followed by a lifting of the previous separation of electrical and thermal paths. Rather, these are now more consistent.
- the cooling of the semiconductor switching elements to the heat sink 12 is only minimally affected by the electrically conductive layer 16, since these can be provided with a very high thermal conductivity value.
- the conductive layers 16 are made of copper or aluminum or alloys thereof.
- a full-bridge submodule comprises four switching elements in two parallel paths, whereby two of the switching elements are connected in series to each other.
- the drain terminals of the two high-side switching elements are connected on a common electrically conductive layer.
- the low-side switching elements are connected to switching elements of two respectively adjacent full-bridge submodules via a conductive layer.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Thermal Sciences (AREA)
- Inverter Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP16156055.2A EP3208925B1 (en) | 2016-02-17 | 2016-02-17 | Converter |
PCT/EP2017/051458 WO2017140464A1 (en) | 2016-02-17 | 2017-01-25 | Converter |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3417538A1 true EP3417538A1 (en) | 2018-12-26 |
Family
ID=55404599
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16156055.2A Not-in-force EP3208925B1 (en) | 2016-02-17 | 2016-02-17 | Converter |
EP17702562.4A Withdrawn EP3417538A1 (en) | 2016-02-17 | 2017-01-25 | Converter |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP16156055.2A Not-in-force EP3208925B1 (en) | 2016-02-17 | 2016-02-17 | Converter |
Country Status (5)
Country | Link |
---|---|
US (1) | US20210211061A1 (en) |
EP (2) | EP3208925B1 (en) |
CN (1) | CN108702097A (en) |
DK (1) | DK3208925T3 (en) |
WO (1) | WO2017140464A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102019110716B3 (en) * | 2019-04-25 | 2020-01-16 | Semikron Elektronik Gmbh & Co. Kg | Power semiconductor module with power semiconductor switches |
EP3780366A1 (en) | 2019-08-13 | 2021-02-17 | Vestas Wind Systems A/S | Dc chopper for mmc cell with integrated chopper resistor |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3424532B2 (en) * | 1997-11-25 | 2003-07-07 | 株式会社日立製作所 | Power converter |
WO2013000512A1 (en) * | 2011-06-29 | 2013-01-03 | Abb Technology Ag | A rack for a modular voltage source converter and an insulation device |
AT512525B1 (en) * | 2012-05-04 | 2013-09-15 | Mikroelektronik Ges Mit Beschraenkter Haftung Ab | Printed circuit board, in particular for a power electronics module, comprising an electrically conductive substrate |
EP3000168B1 (en) * | 2013-07-08 | 2019-11-06 | Siemens Aktiengesellschaft | Multilevel converter |
-
2016
- 2016-02-17 EP EP16156055.2A patent/EP3208925B1/en not_active Not-in-force
- 2016-02-17 DK DK16156055.2T patent/DK3208925T3/en active
-
2017
- 2017-01-25 WO PCT/EP2017/051458 patent/WO2017140464A1/en active Application Filing
- 2017-01-25 EP EP17702562.4A patent/EP3417538A1/en not_active Withdrawn
- 2017-01-25 CN CN201780011642.3A patent/CN108702097A/en active Pending
- 2017-01-25 US US15/999,479 patent/US20210211061A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20210211061A1 (en) | 2021-07-08 |
DK3208925T3 (en) | 2018-12-17 |
WO2017140464A1 (en) | 2017-08-24 |
EP3208925B1 (en) | 2018-09-12 |
EP3208925A1 (en) | 2017-08-23 |
CN108702097A (en) | 2018-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102015115271B4 (en) | ELECTRONICS ASSEMBLY WITH SUPPRESSION CAPACITORS AND METHOD FOR OPERATING THE ELECTRONICS ASSEMBLY | |
DE102012202765B3 (en) | Semiconductor module | |
DE102012213407A1 (en) | A semiconductor device | |
DE102012217905B3 (en) | 3-level power converter half-bridge | |
DE19732402A1 (en) | Electrical bus arrangement and method for minimizing inductance in an electrical bus arrangement | |
DE102017213872B4 (en) | Single sided power device assembly and method of manufacture | |
DE102013104081B3 (en) | 3-level power converter half-bridge | |
EP1178595B1 (en) | Arrangement with a low inductance for circuit | |
EP3404818B1 (en) | Semiconductor circuit assembly | |
EP3635781A1 (en) | Power converter module and method for production thereof | |
DE112020006374T5 (en) | Power module with improved electrical and thermal characteristics | |
EP2814308B1 (en) | 3 level power converter | |
DE102016117248B4 (en) | Circuit device with a first and a second power semiconductor module and with a DC link busbar | |
EP3300470A1 (en) | Converter | |
EP3545538A1 (en) | Capacitor, particularly intermediate circuit capacitor for a multiphase system | |
EP3208925B1 (en) | Converter | |
EP1755163A1 (en) | Power semiconductor module with wiring element | |
WO2020200946A1 (en) | Electronic circuit module | |
DE102019218953A1 (en) | Electronic circuit unit | |
DE10054489A1 (en) | Power converter module | |
EP3281289B1 (en) | Power converter comprising semiconductor switches connected in parallel | |
DE102015115312B4 (en) | Semiconductor module and method for operating a semiconductor module | |
DE102014112517B3 (en) | Converter means | |
DE102021211519B4 (en) | Electronic assembly | |
DE102022200878A1 (en) | STACKED DIODE POWER SEMICONDUCTOR MODULE |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20180808 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 7/00 20060101ALI20190809BHEP Ipc: H02M 7/483 20070101AFI20190809BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20191008 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20191219 |