EP3286761A4 - Bitcell state retention - Google Patents

Bitcell state retention Download PDF

Info

Publication number
EP3286761A4
EP3286761A4 EP16783534.7A EP16783534A EP3286761A4 EP 3286761 A4 EP3286761 A4 EP 3286761A4 EP 16783534 A EP16783534 A EP 16783534A EP 3286761 A4 EP3286761 A4 EP 3286761A4
Authority
EP
European Patent Office
Prior art keywords
state retention
bitcell state
bitcell
retention
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP16783534.7A
Other languages
German (de)
French (fr)
Other versions
EP3286761B1 (en
EP3286761A1 (en
Inventor
Charles Augustine
Shigeki Tomishima
James W. Tschanz
Shih-Lien L. Lu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of EP3286761A1 publication Critical patent/EP3286761A1/en
Publication of EP3286761A4 publication Critical patent/EP3286761A4/en
Application granted granted Critical
Publication of EP3286761B1 publication Critical patent/EP3286761B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1659—Cell access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1653—Address circuits or decoders
    • G11C11/1657—Word-line or row circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1673—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1675—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1693—Timing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1695—Protection circuits or methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Hall/Mr Elements (AREA)
  • Mram Or Spin Memory Techniques (AREA)
EP16783534.7A 2015-04-24 2016-02-19 Bitcell state retention Active EP3286761B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/696,050 US9666257B2 (en) 2015-04-24 2015-04-24 Bitcell state retention
PCT/US2016/018800 WO2016171788A1 (en) 2015-04-24 2016-02-19 Bitcell state retention

Publications (3)

Publication Number Publication Date
EP3286761A1 EP3286761A1 (en) 2018-02-28
EP3286761A4 true EP3286761A4 (en) 2018-12-05
EP3286761B1 EP3286761B1 (en) 2021-12-29

Family

ID=57143363

Family Applications (1)

Application Number Title Priority Date Filing Date
EP16783534.7A Active EP3286761B1 (en) 2015-04-24 2016-02-19 Bitcell state retention

Country Status (7)

Country Link
US (2) US9666257B2 (en)
EP (1) EP3286761B1 (en)
JP (1) JP6908230B2 (en)
KR (2) KR102418997B1 (en)
CN (1) CN107851452B (en)
TW (1) TWI596602B (en)
WO (1) WO2016171788A1 (en)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9324398B2 (en) 2013-02-04 2016-04-26 Micron Technology, Inc. Apparatuses and methods for targeted refreshing of memory
US9047978B2 (en) 2013-08-26 2015-06-02 Micron Technology, Inc. Apparatuses and methods for selective row refreshes
JP2015219938A (en) 2014-05-21 2015-12-07 マイクロン テクノロジー， インク． Semiconductor device
US9666257B2 (en) * 2015-04-24 2017-05-30 Intel Corporation Bitcell state retention
JP2017182854A (en) 2016-03-31 2017-10-05 マイクロン テクノロジー， インク． Semiconductor device
US9606835B1 (en) 2016-09-19 2017-03-28 International Business Machines Corporation Determination of memory access patterns of tasks in a multi-core processor
US10360163B2 (en) 2016-10-27 2019-07-23 Google Llc Exploiting input data sparsity in neural network compute units
US9761297B1 (en) 2016-12-30 2017-09-12 Intel Corporation Hidden refresh control in dynamic random access memory
JP2018129109A (en) * 2017-02-10 2018-08-16 東芝メモリ株式会社 Magnetic memory device
US10580475B2 (en) 2018-01-22 2020-03-03 Micron Technology, Inc. Apparatuses and methods for calculating row hammer refresh addresses in a semiconductor device
US20210132134A1 (en) * 2018-04-04 2021-05-06 Samsung Electronics Co., Ltd. Method and system for inspection of defective mtj cell in stt-mram
US11152050B2 (en) 2018-06-19 2021-10-19 Micron Technology, Inc. Apparatuses and methods for multiple row hammer refresh address sequences
US11054995B2 (en) * 2018-09-07 2021-07-06 Micron Technology, Inc. Row hammer protection for a memory device
US11256427B2 (en) 2018-12-28 2022-02-22 Micron Technology, Inc. Unauthorized memory access mitigation
US10770127B2 (en) 2019-02-06 2020-09-08 Micron Technology, Inc. Apparatuses and methods for managing row access counts
US11043254B2 (en) 2019-03-19 2021-06-22 Micron Technology, Inc. Semiconductor device having cam that stores address signals
US11264096B2 (en) 2019-05-14 2022-03-01 Micron Technology, Inc. Apparatuses, systems, and methods for a content addressable memory cell with latch and comparator circuits
US11158364B2 (en) 2019-05-31 2021-10-26 Micron Technology, Inc. Apparatuses and methods for tracking victim rows
US11158373B2 (en) 2019-06-11 2021-10-26 Micron Technology, Inc. Apparatuses, systems, and methods for determining extremum numerical values
US11139015B2 (en) 2019-07-01 2021-10-05 Micron Technology, Inc. Apparatuses and methods for monitoring word line accesses
US10832792B1 (en) 2019-07-01 2020-11-10 Micron Technology, Inc. Apparatuses and methods for adjusting victim data
US11386946B2 (en) 2019-07-16 2022-07-12 Micron Technology, Inc. Apparatuses and methods for tracking row accesses
US10943636B1 (en) 2019-08-20 2021-03-09 Micron Technology, Inc. Apparatuses and methods for analog row access tracking
US10964378B2 (en) 2019-08-22 2021-03-30 Micron Technology, Inc. Apparatus and method including analog accumulator for determining row access rate and target row address used for refresh operation
US11200942B2 (en) 2019-08-23 2021-12-14 Micron Technology, Inc. Apparatuses and methods for lossy row access counting
WO2021232233A1 (en) * 2020-05-19 2021-11-25 Yangtze Memory Technologies Co., Ltd. Control method and controller of program suspending and resuming for memory
CN113454722B (en) 2020-05-19 2022-08-19 长江存储科技有限责任公司 Memory device and program operation thereof
US11222682B1 (en) 2020-08-31 2022-01-11 Micron Technology, Inc. Apparatuses and methods for providing refresh addresses
US11462291B2 (en) 2020-11-23 2022-10-04 Micron Technology, Inc. Apparatuses and methods for tracking word line accesses
US11482275B2 (en) 2021-01-20 2022-10-25 Micron Technology, Inc. Apparatuses and methods for dynamically allocated aggressor detection
US11600314B2 (en) 2021-03-15 2023-03-07 Micron Technology, Inc. Apparatuses and methods for sketch circuits for refresh binning
US11664063B2 (en) 2021-08-12 2023-05-30 Micron Technology, Inc. Apparatuses and methods for countering memory attacks
US11688451B2 (en) 2021-11-29 2023-06-27 Micron Technology, Inc. Apparatuses, systems, and methods for main sketch and slim sketch circuit for row address tracking
US20240038284A1 (en) * 2022-07-29 2024-02-01 Micron Technology, Inc. Memory row-hammer mitigation

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020085411A1 (en) * 2000-10-31 2002-07-04 Martin Freitag Method for preventing unwanted programming in an MRAM configuration
US20040001353A1 (en) * 2002-06-27 2004-01-01 Hideto Hidaka Thin film magnetic memory device suppressing internal magnetic noises
US20140006704A1 (en) * 2012-06-30 2014-01-02 Zvika Greenfield Row hammer condition monitoring
US20140016397A1 (en) * 2012-07-11 2014-01-16 Wonseok Lee Nonvolatile memory device and write method thereof

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5095344A (en) * 1988-06-08 1992-03-10 Eliyahou Harari Highly compact eprom and flash eeprom devices
US5926414A (en) * 1997-04-04 1999-07-20 Magnetic Semiconductors High-efficiency miniature magnetic integrated circuit structures
JP2003091999A (en) * 2001-09-19 2003-03-28 Seiko Epson Corp Nonvolatile semiconductor memory
JP2003151260A (en) * 2001-11-13 2003-05-23 Mitsubishi Electric Corp Thin film magnetic storage device
JP4033690B2 (en) * 2002-03-04 2008-01-16 株式会社ルネサステクノロジ Semiconductor device
JP2004241013A (en) * 2003-02-03 2004-08-26 Renesas Technology Corp Semiconductor storage device
US6859388B1 (en) * 2003-09-05 2005-02-22 Freescale Semiconductor, Inc. Circuit for write field disturbance cancellation in an MRAM and method of operation
JP4819316B2 (en) * 2004-02-23 2011-11-24 ルネサスエレクトロニクス株式会社 Semiconductor device
US7545662B2 (en) * 2005-03-25 2009-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for magnetic shielding in semiconductor integrated circuit
US8587993B2 (en) 2009-03-02 2013-11-19 Qualcomm Incorporated Reducing source loading effect in spin torque transfer magnetoresisitive random access memory (STT-MRAM)
CN102314927B (en) * 2010-07-06 2014-02-05 中国科学院物理研究所 Magnetic random access memory cell array, memory and reading/writing method thereof
US8422287B2 (en) 2010-09-09 2013-04-16 Magic Technologies, Inc. Pulse field assisted spin momentum transfer MRAM design
US8587982B2 (en) 2011-02-25 2013-11-19 Qualcomm Incorporated Non-volatile memory array configurable for high performance and high density
CN103107281B (en) * 2011-11-15 2015-04-08 中芯国际集成电路制造(北京)有限公司 Semiconductor device and manufacturing method thereof
KR20130127180A (en) * 2012-05-14 2013-11-22 삼성전자주식회사 Erasing method of resistive random access memory
KR101986335B1 (en) 2012-10-08 2019-06-05 삼성전자주식회사 Resistive memory device including compensation resistive device
US9032141B2 (en) 2012-11-30 2015-05-12 Intel Corporation Row hammer monitoring based on stored row hammer threshold value
US8837214B2 (en) * 2012-12-10 2014-09-16 Apple Inc. Applications for inter-word-line programming
US9286964B2 (en) * 2012-12-21 2016-03-15 Intel Corporation Method, apparatus and system for responding to a row hammer event
US9104595B2 (en) 2013-03-12 2015-08-11 Intel Corporation Selective remedial action based on category of detected error for a memory read
US9240235B2 (en) * 2013-12-19 2016-01-19 Sandisk Technologies Inc. Mitigating disturb effects for non-volatile memory
KR102246878B1 (en) * 2014-05-29 2021-04-30 삼성전자 주식회사 A semiconductor memory device, a memory module including the same, and a memory system including the same
US9747967B2 (en) * 2014-09-26 2017-08-29 Intel Corporation Magnetic field-assisted memory operation
US9666257B2 (en) * 2015-04-24 2017-05-30 Intel Corporation Bitcell state retention

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020085411A1 (en) * 2000-10-31 2002-07-04 Martin Freitag Method for preventing unwanted programming in an MRAM configuration
US20040001353A1 (en) * 2002-06-27 2004-01-01 Hideto Hidaka Thin film magnetic memory device suppressing internal magnetic noises
US20140006704A1 (en) * 2012-06-30 2014-01-02 Zvika Greenfield Row hammer condition monitoring
US20140016397A1 (en) * 2012-07-11 2014-01-16 Wonseok Lee Nonvolatile memory device and write method thereof

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
ARIJIT RAYCHOWDHURY: "Model study of 1T-1STT MTJ memory arrays for embedded applications", CIRCUITS AND SYSTEMS (MWSCAS), 2010 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON, IEEE, PISCATAWAY, NJ, USA, 16 August 2010 (2010-08-16), pages 5 - 8, XP031732713, ISBN: 978-1-4244-7771-5 *
CHARLES AUGUSTINE ET AL: "Design Space Exploration of Typical STT MTJ Stacks in Memory Arrays in the Presence of Variability and Disturbances", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISACATAWAY, NJ, US, vol. 58, no. 12, 23 November 2011 (2011-11-23), pages 4333 - 4343, XP011369503, ISSN: 0018-9383, DOI: 10.1109/TED.2011.2169962 *
KIM DAE-HYUN ET AL: "Architectural Support for Mitigating Row Hammering in DRAM Memories", IEEE COMPUTER ARCHITECTURE LETTERS, IEEE, US, vol. 14, no. 1, 19 June 2014 (2014-06-19), pages 9 - 12, XP011585141, ISSN: 1556-6056, [retrieved on 20150619], DOI: 10.1109/LCA.2014.2332177 *
See also references of WO2016171788A1 *

Also Published As

Publication number Publication date
US20160314826A1 (en) 2016-10-27
JP6908230B2 (en) 2021-07-21
KR102418997B1 (en) 2022-07-11
EP3286761B1 (en) 2021-12-29
WO2016171788A1 (en) 2016-10-27
US9666257B2 (en) 2017-05-30
KR20220101012A (en) 2022-07-18
CN107851452B (en) 2022-03-01
US10600462B2 (en) 2020-03-24
JP2018514048A (en) 2018-05-31
CN107851452A (en) 2018-03-27
TW201701284A (en) 2017-01-01
TWI596602B (en) 2017-08-21
US20170337958A1 (en) 2017-11-23
KR20170140176A (en) 2017-12-20
EP3286761A1 (en) 2018-02-28

Similar Documents

Publication Publication Date Title
EP3286761A4 (en) Bitcell state retention
EP3259757A4 (en) Memory cells
EP3261591A4 (en) Flexgrip
EP3271359A4 (en) Isoquinolidinobenzodiazepines
EP3258869B8 (en) Cryoneedle
EP3366930A4 (en) Accumulator
EP3312434A4 (en) Accumulator
EP3347820A4 (en) Read-coherent group memory
EP3124119B8 (en) Degerminator
EP3279481A4 (en) Accumulator
EP3394787A4 (en) Improved storage system
EP3347928A4 (en) Memory cells
EP3259212A4 (en) Storage system
AU2015905282A0 (en) Trustwall
AU2015905307A0 (en) Spheres-and-rings-levitation
AU2015905086A0 (en) RotatingTie
AU2015904941A0 (en) Cush-Bar
AU2015904706A0 (en) YouTune
AU2015904707A0 (en) Idaz09 ref001
AU2015904369A0 (en) Topperupper
AU2015903992A0 (en) iiiicoin
EP3230876A4 (en) Storage systems
AU2015903298A0 (en) IDAZ09 Technology
AU2015903297A0 (en) IDAZ09 Technology
AU2015903247A0 (en) IDAZ09 Technology

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170918

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20181029

RIC1 Information provided on ipc code assigned before grant

Ipc: G11C 11/16 20060101AFI20181023BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20210721

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602016067861

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1459291

Country of ref document: AT

Kind code of ref document: T

Effective date: 20220115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220329

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1459291

Country of ref document: AT

Kind code of ref document: T

Effective date: 20211229

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220329

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220330

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220429

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20220429

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602016067861

Country of ref document: DE

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20220228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220219

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20220930

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602016067861

Country of ref document: DE

Owner name: TAHOE RESEARCH, LTD., IE

Free format text: FORMER OWNER: INTEL CORPORATION, SANTA CLARA, CA, US

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220228

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220219

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220228

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20230216

Year of fee payment: 8

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230221

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20211229

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230221

Year of fee payment: 8

Ref country code: DE

Payment date: 20230216

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20160219