EP3213346A1 - Via structure for optimizing signal porosity - Google Patents
Via structure for optimizing signal porosityInfo
- Publication number
- EP3213346A1 EP3213346A1 EP15779164.1A EP15779164A EP3213346A1 EP 3213346 A1 EP3213346 A1 EP 3213346A1 EP 15779164 A EP15779164 A EP 15779164A EP 3213346 A1 EP3213346 A1 EP 3213346A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- layer interconnect
- interconnect
- track
- vias
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002184 metal Substances 0.000 claims description 46
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 21
- 238000004519 manufacturing process Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present disclosure relates generally to a layout construction, and more particularly, to a via structure for optimizing signal porosity.
- a standard cell is an integrated circuit that may be implemented with digital logic.
- An application-specific integrated circuit such as a system-on-a-chip (SoC) device, may contain thousands to millions of standard cells. Reducing a size / area footprint of ASICs is beneficial. Improving a signal porosity / routability may allow for the size / area footprint of ASICs to be reduced. Accordingly, there is a need for improving signal porosity / routability.
- an apparatus includes a conductive stack structure, and the apparatus may include a metal x (M x ) layer interconnect on an M x layer that extends in a first direction on a first track, a metal y (M y ) layer interconnect on an My layer in which the M y layer is a lower layer than the M x layer, a first via stack, and a second via stack.
- the first via stack is coupled between the M x layer interconnect and the M y layer interconnect.
- the first via stack includes a first metal x- 1 (M x -i) layer interconnect on an M x-1 layer and includes a plurality of vias.
- the first M x _i layer interconnect is a higher layer than the M y layer interconnect.
- the first M x _i layer interconnect extends in a second direction on a second track.
- the second direction is orthogonal to the first direction.
- the plurality of vias include a first via connected to the M x layer interconnect and the first M x _i layer interconnect within an overlapping portion of the first track and the second track.
- the plurality of vias include a second via coupled between the M y layer interconnect and the first M x _i layer interconnect.
- the second via is within an overlapping portion of the first track and the second track.
- the second via stack is coupled between the M x layer interconnect and the M y layer interconnect.
- the second via stack includes a second M x _i layer interconnect and a second plurality of vias.
- the second M x _i layer interconnect extends in the second direction on a third track.
- the second plurality of vias include a third via connected to the M x layer interconnect and the second M x _i layer interconnect within an overlapping portion of the first track and the third track.
- the second plurality of vias include a fourth via coupled between the M y layer interconnect and the second M x _i layer interconnect. The fourth via is within an overlapping portion of the first track and the third track.
- the apparatus may further include a second M x layer interconnect extending in the first direction on a fourth track immediately adjacent to the first track.
- the apparatus may further include a third M x layer interconnect extending in the first direction on a fifth track immediately adjacent to the first track.
- the M x layer interconnect is between the second M x layer interconnect and the third M x layer interconnect.
- the second M x layer interconnect and the third M x layer interconnect are uncoupled to each other.
- an apparatus includes conductive stack structure, and the apparatus may include a first M x layer interconnect extending in a first direction on a first track, a second M x layer interconnect extending in the first direction on a second track, an M y layer interconnect in which the M y layer is a lower layer than the M x layer, a first via stack, and a second via stack.
- the first via stack is coupled between the first M x layer interconnect and the M y layer interconnect.
- the first via stack includes an M x _i layer interconnect and a plurality of vias.
- the M x _i layer interconnect is a higher layer than the M y layer interconnect.
- the M x -i layer interconnect extends in a second direction on a third track.
- the second direction is orthogonal to the first direction.
- the plurality of vias include a first via connected to the first M x layer interconnect and the M x _i layer interconnect within an overlapping portion of the first track and the third track.
- the plurality of vias include a second via coupled between the M y layer interconnect and the M x _i layer interconnect.
- the second via is within an overlapping portion of the first track and the third track.
- the second via stack is coupled between the second M x layer interconnect and the M y layer interconnect.
- the second via stack includes the M x _i layer interconnect and a second plurality of vias.
- the second plurality of vias include a third via connected to the second M x layer interconnect and the M x _i layer interconnect within an overlapping portion of the second track and the third track.
- the second plurality of vias include a fourth via coupled between the M y layer interconnect and the M x-1 layer interconnect.
- the fourth via is within an overlapping portion of the second track and the third track.
- the apparatus may further include a third M x layer interconnect extending in the first direction on a fourth track immediately adjacent to the first track and the second track.
- the third M x layer interconnect extends between the first M x layer interconnect and the second M x layer interconnect.
- the third M x layer interconnect is uncoupled to the first M x layer interconnect and the second M x layer interconnect.
- FIG. 1A is a diagram illustrating a top view of a bar type via structure.
- FIG. IB is a diagram illustrating a top view of a square type via structure.
- FIG. 2 is a diagram illustrating a top view of a first exemplary via structure.
- FIG. 3A is a diagram illustrating a top view of the first exemplary via structure.
- FIG. 3B is a diagram illustrating a side view of the first exemplary via structure.
- FIG. 4 is a diagram illustrating a top view of a second exemplary via structure.
- FIG. 5A is a diagram illustrating a top view of the second exemplary via structure.
- FIG. 5B is a diagram illustrating a side view of the second exemplary via structure.
- FIG. 6 is a diagram illustrating a top view of a third exemplary via structure.
- Signal porosity / routability and power/ground (PG) strength are inversely related. Reducing PG strength of a set of via power/ground stacks (i.e., increasing a resistance of the set of via power/ground stacks) may increase signal porosity / routability if the via power/ground stacks block less routing tracks. The via power/ground stacks may block less routing tracks if the via power/ground stacks are smaller (e.g., have smaller vias) and/or the number of via power/ground stacks is reduced within the set of via power/ground stacks.
- Increasing PG strength of a set of via power/ground stacks may decrease signal porosity / routability if the via power/ground stacks block more routing tracks.
- the via power/ground stacks may block more routing tracks if the via power/ground stacks are bigger (e.g., have wider/longer vias) and/or the number of via power/ground stacks is increased within the set of via power/ground stacks.
- Higher signal porosity / routability leads to a smaller die size and potentially less power consumption of ASICs on the die.
- PG strength is required to meet an IR (i.e., voltage) drop target / requirement to ensure power integrity. Accordingly, there is currently a need to ensure PG strength while delivering good signal porosity / routability to maintain a requisite die size.
- FIG. 1A is a diagram 100 illustrating a bar type via structure 138.
- the bar type via structure 138 is a via stack that may be used to provide power (e.g., V dd ) / ground (e.g., V ss ) to lower metal layers.
- the bar type via structure 138 includes a metal x (M x ) layer interconnect 144, a metal x-1 (M x-1 ) layer interconnect 140, and a via 142 connecting the M x layer interconnect 144 to the M x _i layer interconnect 140.
- the ⁇ layer interconnect 144 extends in the first direction
- the M x-1 layer interconnect 140 extends in the second direction orthogonal to the first direction.
- the pattern of interconnects and vias may repeat until the via stack reaches the lower metal layers.
- the M x layer interconnects 114 and 1 16 and the M x _i layer interconnects 118 and 120 are shown merely to help illustrate the boundaries of the bar type via structure 138, and are not part of the bar type via structure 138. Further, the interconnects 114, 116, 118, and 120 are not necessarily around the bar type via structure 138.
- the intersection of the interconnects 114, 1 16, 1 18, and 120 defines a rectangular enclosure 146. Due to fabrication constraints / design rule limitations, interconnects that are not part of the bar type via structure 138 must be outside the enclosure 146.
- the M x and M x _i layer interconnects 144, 140 are wider than each of the tracks (tracks are locations along which M 2 layer and higher layer interconnects may be routed), such as the vertical tracks 102 - 1 12 (shown on the M x layer; all of which have approximately the same width) that extend in the first direction, and the horizontal tracks 122 - 136 (shown on the M x _i layer; all of which have approximately the same width) that extend in the second direction.
- the via 142 has a width w greater than a width of each of the tracks 102 - 112, and has a length / greater than a width of each of the tracks 122 - 136.
- the bar type via structure 138 blocks three vertical tracks 106, 108, 110, and four horizontal tracks 126, 128, 130, and 132. As such, none of the vertical tracks 106, 108, 1 10 and the horizontal tracks 126, 128, 130, 132 may be utilized within the enclosure 146 of the bar type via structure 138. This is because if metal wires on vertical tracks 106, 108, or 1 10 were to extend within enclosure 146, such metal wires would be too close to interconnect 144 and would violate design rules / fabrication constraints. Similarly, if metal wires on horizontal tracks 126, 128, 130, or 132 were to extend within enclosure 146, such metal wires would be too close to interconnect 140 and would violate design rules / fabrication constraints.
- FIG. IB is a diagram 150 illustrating a square type via structure 188.
- the square type via structure 188 is a 2x1 via stack (including two square vias) that may be used to provide power (e.g., Vaa) / ground (e.g., V ss ) to lower metal layers.
- the square type via structure 188 includes an M x layer interconnect 196, an M x _i layer interconnect 190, and vias 192 and 194 connecting the M x layer interconnect 196 to the M x _i layer interconnect 190.
- the M x layer interconnect 196 extends in the first direction
- the M x-1 layer interconnect 190 extends in the second direction orthogonal to the first direction.
- the pattern of interconnects and vias may repeat until the via stack reaches the lower metal layers.
- the M x layer interconnects 164 and 166 and the M x _i layer interconnects 168 and 170 are shown merely to help illustrate the boundaries of the square type via structure 188, and are not part of the square type via structure 188. Further, the interconnects 164, 166, 168, and 170 are not necessarily around the square type via structure 188.
- the intersection of the interconnects 164, 166, 168, and 170 defines a rectangular enclosure 198. Due to fabrication constraints / design rule limitations, interconnects that are not part of the square type via structure 188 must be outside the enclosure 198.
- the M x and M x _i layer interconnects 196, 190 are wider than each of the tracks, such as the vertical tracks 152 - 160 (shown on the M x layer; all of which have approximately the same width) that extend in the first direction, and the horizontal tracks 172 - 186 (shown on the M x _i layer; all of which have approximately the same width) that extend in the second direction.
- the vias 192, 194 each have a width w greater than a width of each of the tracks 102 - 112, and has a length / greater than a width of each of the tracks 122 - 136.
- the square type via structure 188 blocks two vertical tracks 156 and 158, and five horizontal tracks 176, 178, 180, 182, and 184. As such, none of the vertical tracks 156, 158 and the horizontal tracks 176, 178, 180, 182, 184 may be utilized within the enclosure 198 of the square type via structure 188. This is because if metal wires on vertical tracks 156 or 158 were to extend within enclosure 198, such metal wires would be too close to interconnect 196 and would violate design rules / fabrication constraints. Similarly, if metal wires on horizontal tracks 176, 178, 180, 182, or 184 were to extend within enclosure 198, such metal wires would be too close to interconnect 190 and would violate design rules / fabrication constraints.
- FIG. 2 is a diagram 200 illustrating a first exemplary via structure 230.
- the via structure 230 is formed on the vertical track 220 of the vertical tracks 216 - 224, and on the horizontal tracks 206 and 210 of the horizontal tracks 202 - 214.
- the via structure 230 includes an M x layer interconnect 244 that extends on the track 220, an M x _i layer interconnect 234 that extends on the track 206, an M x _i layer interconnect 238 that extends on the track 210, a via 248 connecting the M x layer interconnect 244 to the M x _i layer interconnect 234, and a via 250 connecting the M x layer interconnect 244 to the M x-1 layer interconnect 238.
- the M x layer interconnect 244 extends in the first direction
- the M x _i layer interconnects 234 and 238 extend in the second direction orthogonal to the first direction.
- the vias 248 and 250 are each within an overlapping portion of corresponding tracks. As shown in FIG. 2, the via 248 is within an overlapping portion of the track 220 and the track 206, and the via 250 is within an overlapping portion of the track 220 and the track 210.
- the vias 248 and 250 are separated by one track, as the track 208 is an intervening track of the tracks 206 and 210. In one configuration, the vias 248 and 250 are separated by exactly one track. In another configuration, the vias 248 and 250 are separated by two or more tracks.
- the M x _i layer interconnects 234 and 238 may extend across a width of at least three vertical tracks in order to maintain minimum area constraints imposed by the design rules.
- the widths of the M x _i interconnects 234 and 238 may be a width of a horizontal track, and the lengths of the M x _i interconnects 234 and 238 may be selected to meet a minimum area requirement imposed by the design rules for the particular manufacturing process technology.
- the M x _i layer interconnects 234 and 238 each extend across the vertical tracks 218, 220, and 222. The pattern of interconnects and vias may repeat until the via stack reaches the lower metal layers.
- the via structure 230 blocks two horizontal tracks of M x-1
- Interconnects 242, 246, 232, 236, and 240 help to illustrate permissible spacings of interconnects from the via structure 230. Such interconnects 242, 246, 232, 236, and/or 240 may or may not be adjacent the via structure 230. Interconnects such as the interconnects 242, 246, 232, 236, and/or 240 may extend adjacent (e.g., interconnects 242, 246, 232, 240) or through (e.g., interconnect 236) the via structure 230.
- the one or more interconnects may be uncoupled to each other and to the via structure 230 and may carry different signals.
- the interconnects 242 and 246 may extend adjacent the via structure 230 and may be uncoupled to each other and to the via structure 230.
- the interconnect 236 may extend through the via structure 230 (between the via stack at 248 and the via stack at 250) and may be uncoupled to the via structure 230.
- the interconnects 232 and 240 may extend adjacent the via structure 230 and may be uncoupled to each other, uncoupled to the via structure 230, and uncoupled to other interconnects such as the interconnects 242, 246, and 236.
- the interconnects 244, 234, and 238 may be unconnected to other interconnects on the same metal layer.
- the interconnect 244 may be uncoupled to any other interconnect on the same metal layer as the interconnect 244.
- the interconnect 244 may be connected only to the vias 248 and 250, and to any other vias above the interconnect 244 for providing power or ground to the interconnect 244.
- the interconnects 234 and 238 may each be unconnected to any other interconnect on the same metal layer as the interconnects 234 and 238.
- the interconnect 234 may be connected only to the via 248 and to the via below the interconnect 234, and may be coupled (through vias) only to the interconnect 238 on the same metal layer.
- the interconnect 238 may be connected only to the via 250 and to the via below the interconnect 238, and may be coupled (through vias) only to the interconnect 234 on the same metal layer.
- the via structure 230 has approximately the same PG strength as compared to the via structures of FIGs. 1A, IB, but a higher signal porosity / routability because via structure 230 blocks fewer tracks than via structures 138 and 188. As such, use of the via structure 230 maintains a PG strength as compared to the via structures of FIGs. 1A, IB, while improving a signal porosity / routability. Improved signal porosity / routability allows for more compact routing, and as a result, a smaller die size.
- FIG. 3A is a diagram 300 illustrating the first exemplary via structure 320.
- FIG. 3A is a diagram 300 illustrating the first exemplary via structure 320.
- the 3B is a diagram 350 illustrating a side perspective of the first exemplary via structure 320.
- the diagram 350 is a side perspective of the via structure 320 from the second direction.
- the via structure 320 corresponds with the via structure 230 of FIG. 2.
- the via structure 320 includes an M x layer interconnect 302, an M x-1 layer interconnect 304, an M x _i layer interconnect 306, a via 308 connecting the M x layer interconnect 302 to the M x _i layer interconnect 304, and a via 310 connecting the M x layer interconnect 302 to the M x _i layer interconnect 306.
- the M x layer interconnect 302 extends in the first direction, and the M x _i layer interconnects 304 and 306 extend in the second direction orthogonal to the first direction.
- the vias 308 and 310 are each within an overlapping portion of corresponding tracks.
- a length / of each of the vias 308 and 310 is less than or equal to a width w3 ⁇ 4 of the M x-1 layer interconnects 304 and 306, and a width w of each of the vias 308 and 310 is less than or equal to a width w v of the M x layer interconnect 302.
- the vias 308 and 310 are separated by one track (see FIG. 2).
- the M x _i layer interconnects 304 and 306 may extend across a width of at least three vertical tracks (see FIG. 2).
- the M x _i layer interconnects 304 and 306 may extend past the vias 308 and 310 (indicated by /3 ⁇ 4), respectively, by at least three via widths w. As such, /3 ⁇ 4 > 3w.
- the via structure 320 includes a first via stack 352 and a second via stack 354.
- the first via stack 352 further includes via x _ 2 362, M x _ 2 layer interconnect 364, via x _ 3 366, M x _ 3 layer interconnect 368, via x - 4 370, M x _ 4 layer interconnect 372, and so forth, until reaching via 3 374 and M3 layer interconnect 376.
- the second via stack 354 further includes via x _ 2 382, M x _ 2 layer interconnect 364, via x _ 3 384, M x _ 3 layer interconnect 386, via x _ 4 388, M x _ 4 layer interconnect 372, and so forth, until reaching via 3 390 and M 3 layer interconnect 376.
- the M x _ 3 layer interconnects 368 and 386 may also extend across a width of at least three vertical tracks (see FIG. 2).
- the M x _ 3 layer interconnect 368 may extend past the vias via x _ 3 366 and via x _ 4 370 (indicated by /3 ⁇ 4) by at least three via widths w
- the M x _ 3 layer interconnect 386 may extend past the vias via x _ 3 384 and via x _ 4 388 (indicated by h) by at least three via widths w.
- the via structure 320 provides power (e.g., Vdd) / ground (e.g., V ss ) from the M x layer interconnect 302 to the M 3 layer interconnect 376.
- the M x layer may be an M9 layer.
- the power / ground at the M 3 layer interconnect 376 is provided to metal oxide semiconductor (MOS) (e.g., n-type MOS (nMOS), p-type MOS (pMOS)) transistors located below the M 3 layer interconnect 376.
- MOS metal oxide semiconductor
- nMOS n-type MOS
- pMOS p-type MOS
- the M 3 layer interconnect 376 is coupled to a source of at least one of the MOS transistors located below the M 3 layer interconnect 376.
- the via structure 320 blocks two horizontal tracks, and one vertical track.
- the via structure 320 has approximately the same PG strength as compared to the via structures of FIGs. 1A, IB, but a higher signal porosity / routability.
- use of the via structure 320 maintains a PG strength as compared to the via structures of FIGs. 1A, IB, while improving a signal porosity / routability.
- Improved signal porosity / routability allows for more compact routing, and as a result, a smaller die size.
- FIG. 4 is a diagram 400 illustrating a top view of a second exemplary via structure 430.
- the via structure 430 is formed on the vertical track 420 of the vertical tracks 416 - 424, and on the horizontal tracks 406 and 410 of the horizontal tracks 402 - 414.
- the via structure 430 includes an M x layer interconnect 434 that extends on the track 406, an M x layer interconnect 438 that extends on the track 410, an M x _i layer interconnect 444 that extends on the track 420, a via 448 connecting the M x layer interconnect 434 to the M x _i layer interconnect 444, and a via 450 connecting the M x layer interconnect 438 to the M x _i layer interconnect 444.
- the M x layer interconnects 434 and 438 extend in the first direction
- the M x _i layer interconnect 444 extends in the second direction orthogonal to the first direction.
- the vias 448 and 450 are each within an overlapping portion of corresponding tracks. As shown in FIG.
- the via 448 is within an overlapping portion of the track 420 and the track 406, and the via 450 is within an overlapping portion of the track 420 and the track 410.
- the vias 448 and 450 are separated by one track, as the track 408 is an intervening track of the tracks 406 and 410.
- the vias 448 and 450 are separated by exactly one track.
- the vias 448 and 450 are separated by two or more tracks.
- the M x layer interconnects 434 and 438 may extend across a width of at least three vertical tracks in order to maintain minimum area constraints imposed by the design rules.
- the widths of the M x interconnects 434 and 438 may be a width of a horizontal track, and the lengths of the M x interconnects 434 and 438 may be selected to meet a minimum area requirement imposed by the design rules for the particular manufacturing process technology.
- the M x layer interconnects 434 and 438 each extend across the vertical tracks 418, 420, and 422. The pattern of interconnects and vias may repeat until the via stack reaches the lower metal layers.
- the via structure 430 blocks two horizontal tracks of M x (i.e., horizontal tracks 406 and 410), and one vertical track of M x _i (i.e., vertical track 420).
- Interconnects 442, 446, 432, 436, and 440 help to illustrate permissible spacings of interconnects from the via structure 430.
- Such interconnects 442, 446, 432, 436, and/or 440 may or may not be adjacent the via structure 430.
- Interconnects such as the interconnects 442, 446, 432, 436, and/or 440 may extend adjacent (e.g., interconnects 442, 446, 432, 440) or through (e.g., interconnect 436) the via structure 430.
- the one or more interconnects may be uncoupled to each other and to the via structure 430 and may carry different signals.
- the interconnects 442 and 446 may extend adjacent the via structure 430 and may be uncoupled to each other and to the via structure 430.
- the interconnect 436 may extend through the via structure 430 (between the via stack at 448 and the via stack at 450) and may be uncoupled to the via structure 430.
- the interconnects 432 and 440 may extend adjacent the via structure 430 and may be uncoupled to each other, uncoupled to the via structure 430, and uncoupled to other interconnects such as the interconnects 442, 446, and 436.
- the interconnects 444, 434, and 438 may be uncoupled to other interconnects on the same metal layer.
- the interconnect 444 may be uncoupled to any other interconnect on the same metal layer as the interconnect 444.
- the interconnect 444 may be connected only to the vias 448 and 450, and to vias below the interconnect 444.
- the interconnects 434 and 438 may each be uncoupled to any other interconnect on the same metal layer as the interconnects 434 and 438.
- the interconnect 434 may be connected only to the via 448 and to the via above the interconnect 434 for providing power/ground to the interconnect 434, and may be coupled (through vias) only to the interconnect 438 on the same metal layer.
- the interconnect 438 may be connected only to the via 250 and to the via above the interconnect 438 for providing power/ground to the interconnect 438, and may be coupled (through vias) only to the interconnect 434 on the same metal layer.
- the via structure 430 has approximately the same PG strength as compared to the via structures of FIGs. 1A, IB, but a higher signal porosity / routability because via structure 430 blocks fewer tracks than via structures 138 and 188. As such, use of the via structure 430 maintains a PG strength as compared to the via structures of FIGs. 1A, IB, while improving a signal porosity / routability. Improved signal porosity / routability allows for more compact routing, and as a result, a smaller die size.
- FIG. 5A is a diagram 500 illustrating a second exemplary via structure 520.
- FIG. 5B is a diagram 550 illustrating a side perspective of the second exemplary via structure 520.
- the diagram 550 is a side perspective of the via structure 520 from the first direction.
- the via structure 520 includes an M x layer interconnect 502, an M x layer interconnect 504, an M x _i layer interconnect 506, a via 508 connecting the M x layer interconnect 502 to the M x _i layer interconnect 506, and a via 510 connecting the M x layer interconnect 504 to the M x _i layer interconnect 506.
- the M x layer interconnects 502 and 504 extend in the first direction
- the M x _i layer interconnect 506 extends in the second direction orthogonal to the first direction.
- the vias 508 and 510 are each within an overlapping portion of corresponding tracks.
- a length / of each of the vias 508 and 510 is less than or equal to a width w3 ⁇ 4 of the M x _i layer interconnect 506, and a width w of each of the vias 508 and 510 is less than or equal to a width w v of the M x layer interconnects 502 and 504.
- the vias 508 and 510 are separated by one track.
- the M x layer interconnects 502 and 504 may extend across a width of at least three horizontal tracks. In particular, the M x layer interconnects 502 and 504 may extend past the vias 508 and 510 (indicated by / v ), respectively, by at least three via widths w. As such, l v > 3w.
- the via structure 520 includes a first via stack 552 and a second via stack 554.
- the first via stack 552 further includes via x _ 2 562, M x _ 2 layer interconnect 564, via x _ 3 566, M x _ 3 layer interconnect 568, via x _ 4 570, M x _ 4 layer interconnect 572, and so forth, until reaching via 3 574 and M3 layer interconnect 576.
- the second via stack 554 further includes via x _ 2 582, M x _ 2 layer interconnect 584, via x _ 3 386, M x _ 3 layer interconnect 568, via x _ 4 588, M x _ 4 layer interconnect 590, and so forth, until reaching via 3 592 and M3 layer interconnect 576.
- the M x _ 2 /M x _ 4 layer interconnects 564, 584, 572, 590 may each extend across a width of at least three horizontal tracks.
- the M x _2/M x _ 4 layer interconnects 564, 584, 572, 590 may extend past the connected vias (indicated by l v ) by at least three via widths w.
- the via structure 520 provides power (e.g., Vdd) / ground (e.g., V ss ) from the M x layer interconnects 502 and 504 to the M3 layer interconnect 576.
- the M x layer may be an M9 layer.
- the power / ground at the M 3 layer interconnect 576 is provided to MOS (e.g., nMOS, pMOS) transistors located below the M3 layer interconnect 576.
- MOS e.g., nMOS, pMOS
- the M3 layer interconnect 576 is coupled to a source of at least one of the MOS transistors located below the M3 layer interconnect 576.
- the via structure 520 blocks three tracks. Specifically, the via structure 520 blocks two vertical tracks and one horizontal track. The via structure 520 blocks more vertical tracks than the via structure 320, and less horizontal tracks than the via structure 320. Accordingly, the via structure 520 may be used when more horizontal signal routing tracks are desired, and the via structure 320 may be used when more vertical signal routing tracks are desired.
- the via structures 320, 520 have the same PG strength. The via structure 520 has approximately the same PG strength as compared to the via structures of FIGs. 1A, IB, but a higher signal porosity / routability.
- use of the via structure 520 maintains a PG strength as compared to the via structures of FIGs. 1A, IB, while improving a signal porosity / routability.
- Improved signal porosity / routability allows for more compact routing, and as a result, a smaller die size.
- FIG. 6 is a diagram 600 illustrating a third exemplary via structure 620.
- the via structure 620 includes an M x layer interconnect 602, an M x layer interconnect 604, an M x _i layer interconnect 606, an M x _i layer interconnect 608, a via 610 connecting the M x layer interconnect 602 to the M x _i layer interconnect 606, a via 612 connecting the M x layer interconnect 604 to the M x _i layer interconnect 606, a via 614 connecting the M x layer interconnect 602 to the M x _i layer interconnect 608, and a via 616 connecting the M x layer interconnect 604 to the M x _i layer interconnect 608.
- the M x layer interconnects 602 and 604 extend in the first direction, and the M x -i layer interconnects 606 and 608 extend in the second direction orthogonal to the first direction.
- the vias 610, 612, 614, and 616 are each within an overlapping portion of corresponding tracks.
- a length / of each of the vias 610, 612, 614, and 616 is less than or equal to a width 1 ⁇ 43 ⁇ 4 of the M x _i layer interconnects 606 and 608, and a width w of each of the vias 610, 612, 614, and 616 is less than or equal to a width w v of the M x layer interconnects 602 and 604.
- the vias 610 and 612 and the vias 614 and 616 are separated by one track (similar to the via structure 520 of FIGs. 5A, 5B), and the vias 610 and 614 and the vias 612 and 616 are separated by one track (similar to the via structure 320 of FIGs. 3A, 3B).
- the M x layer interconnects 602 and 604 may each extend across a width of at least three horizontal tracks, and the M x _i layer interconnects 606 and 608 may each extend across a width of at least three vertical tracks.
- the pattern of interconnects and vias may repeat until the via stack structure reaches a lower metal layer.
- the via structure 620 provides power (e.g., Vaa) / ground (e.g., V ss ) from the M x layer interconnects 602 and 604 to a lower metal M y layer interconnect, where the M y layer is lower than the M x layer.
- a side perspective from direction A is similar to the side perspective of FIG. 3B, and a side perspective from direction B is similar to the side perspective of FIG. 5B.
- the via structure 620 blocks four tracks. Specifically, the via structure 620 blocks two vertical tracks and two horizontal track.
- the via structure 620 blocks one additional track as compared to the via structures 320 and 520, and therefore has a lower signal porosity / routability than the via structures 320 and 520. However, the via structure 620 has half of the resistance of the via structures 320 and 520, and accordingly twice the PG strength. The via structure 620 may be used for applications that require a higher PG strength.
- An apparatus may include the via structure 620 and additional interconnects similar to those illustrated in FIGs. 2, 4.
- a first interconnect may extend through the via structure 620 such that the first interconnect is between the interconnects 602, 604.
- the first interconnect may be uncoupled to the via structure 620.
- a second interconnect may extend through the via structure 620 such that the second interconnect is between the interconnects 606, 608.
- the second interconnect may be uncoupled to the via structure 620.
- Such apparatus may include the via structure 620 and at least one of the first and second interconnects.
- Each of the interconnects 602, 604, 606, 608 may be uncoupled to interconnects outside the via structure 620 on the same metal layer.
- the interconnect 602 while coupled (through vias) to the interconnect 604 on the same metal layer, may be uncoupled to any other interconnect on the same metal layer except for the interconnect 604.
- the interconnect 606, while coupled (through vias) to the interconnect 608 on the same metal layer may be uncoupled to any other interconnect on the same metal layer except for the interconnect 608.
- each of the interconnects 602, 604, 606, 608 may be uncoupled to vias outside the via structure 620, with the exception of vias that couple to the interconnects 602 and 604 to provide power/ground to the interconnects 602 and 604.
- the highest layer interconnects may be on an M9 layer and the lowest layer interconnects may be on an M3 layer.
- the power / ground at the M 3 layer interconnects may be provided to MOS (e.g., nMOS, pMOS) transistors located below the M3 layer interconnects.
- MOS e.g., nMOS, pMOS
- the M3 layer interconnects may be coupled to a source of at least one of the MOS transistors located below the M3 layer interconnects.
- an apparatus 230 which includes a conductive stack structure 320, includes an M x layer interconnect 302/244 on an M x layer and extending in a first direction on a first track, and a metal M y layer interconnect 376 on an M y layer.
- the M y layer (e.g., M 3 layer) is a lower layer than the M x layer.
- the apparatus 230 further includes a first via stack 352 coupled between the M x layer interconnect 302/244 and the M y layer interconnect 376.
- the first via stack 352 includes a first M x _i layer interconnect 304/234 on an M x _i layer and includes a plurality of vias.
- the first M x _i layer interconnect 304/234 is a higher layer than the M y layer interconnect.
- the first M x _i layer interconnect 304/234 extends in a second direction on a second track.
- the second direction is orthogonal to the first direction.
- the plurality of vias include a first via 308/248 connected to the M x layer interconnect 302/244 and the first M x-1 layer interconnect 304/234 within an overlapping portion of the first track and the second track.
- the plurality of vias include a second via (any one of the vias 374, 370, 366, or 362) coupled between the M y layer interconnect 376 and the first M x _i layer interconnect 304/234.
- the second via (any one of the vias 374, 370, 366, or 362) is within an overlapping portion of the first track and the second track.
- the apparatus 230 further includes a second via stack 354 coupled between the M x layer interconnect 302/244 and the M y layer interconnect 376.
- the second via stack 354 includes a second M x _i layer interconnect 306/238 and a second plurality of vias.
- the second M x-1 layer interconnect 306/238 extends in the second direction on a third track.
- the second plurality of vias include a third via 310/250 connected to the M x layer interconnect 302/244 and the second M x _i layer interconnect 306/238 within an overlapping portion of the first track and the third track.
- the second plurality of vias include a fourth via (any one of the vias 390, 388, 384, or 382) coupled between the M y layer interconnect 376 and the second M x _i layer interconnect 306/238.
- the fourth via (any one of the vias 390, 388, 384, or 382) is within an overlapping portion of the first track and the third track.
- the apparatus 230 further includes a second M x layer interconnect 242 extending in the first direction on a fourth track immediately adjacent to the first track.
- the apparatus 230 further includes a third M x layer interconnect 246 extending in the first direction on a fifth track immediately adjacent to the first track.
- the M x layer interconnect 244 is between the second M x layer interconnect 242 and the third M x layer interconnect 246.
- the second M x layer interconnect 242 and the third M x layer interconnect 246 are uncoupled to each other.
- the first via 308/248 and the second via each have a width of approximately w
- the first M x _i layer interconnect 304/234 extends past the first via 308/248 and the second via (any one of the vias 374, 370, 366, or 362) by at least a length 3w.
- the third via 310/250 and the fourth via each have a width of approximately w
- the second M x _i layer interconnect 306/238 extends past the third via 3 10/250 and the fourth via (any one of the vias 390, 388, 384, or 382) by at least a length 3w.
- the apparatus 230 further includes a third M x _i layer interconnect 236 extending in the second direction between the first M x _i layer interconnect 304/234 and the second M x _i layer interconnect 306/238.
- the third M x-1 layer interconnect 236 is uncoupled to the first M x _i layer interconnect 304/234 and the second M x _i layer interconnect 306/238.
- the M x layer interconnect 302/244 is uncoupled to any interconnect on the M x layer.
- the first M x _i layer interconnect 304/234 is uncoupled to any interconnect on the M x _i layer other than the second M x _i layer interconnect 306/238.
- the first M x _i layer interconnect 304/234 is uncoupled to any via between the M x layer and the M x _i layer except for the first via 308/248.
- the second M x _i layer interconnect 306/238 is uncoupled to any interconnect on the M x-1 layer other than the first M x _i layer interconnect 304/234.
- the second M x _i layer interconnect 306/238 is uncoupled to any via between the M x layer and the M x _ i layer except for the third via 3 10/250.
- the M y layer is an M3 layer.
- the apparatus 230 includes a plurality of MOS transistors located below the M y layer interconnect. The M y layer interconnect is coupled to a source of at least one of the MOS transistors.
- the first M x _i layer interconnect 304/234 extends across at least three tracks.
- the first and second via stacks 352, 354 may provide power (e.g., Vdd) or ground (e.g., V ss ) (generally, may provide a voltage) from the M x layer interconnect 302/244 to the M y layer interconnect 376.
- a conductive stack structure apparatus 620 includes an
- the M x layer interconnect 602 extending in a first direction on a first track and a metal M y layer interconnect (see FIGs. 3B, 5B, as the side perspective of FIG. 6 from direction A is similar to FIG. 3B and the side perspective of FIG. 6 from direction B is similar to FIG. 5B).
- the M y layer e.g., M3 layer
- the conductive stack structure apparatus 620 further includes a first via stack (at 610) coupled between the M x layer interconnect 602 and the M y layer interconnect.
- the first via stack includes a first M x _i layer interconnect 606 and a plurality of vias.
- the first M x _i layer interconnect 606 is a higher layer than the M y layer interconnect.
- the first M x-1 layer interconnect 606 extends in a second direction on a second track.
- the second direction is orthogonal to the first direction.
- the plurality of vias include a first via 610 connected to the M x layer interconnect 602 and the first M x _i layer interconnect 606 within an overlapping portion of the first track and the second track.
- the plurality of vias include a second via coupled between the M y layer interconnect and the first M x _i layer interconnect 606. The second via is within an overlapping portion of the first track and the second track.
- the conductive stack structure apparatus 620 further includes a second via stack (at 614) coupled between the M x layer interconnect 602 and the M y layer interconnect.
- the second via stack includes a second M x _i layer interconnect 608 and a second plurality of vias.
- the second M x _i layer interconnect 608 extends in the second direction on a third track.
- the second plurality of vias include a third via 614 connected to the M x layer interconnect 602 and the second M x _i layer interconnect 608 within an overlapping portion of the first track and the third track.
- the second plurality of vias include a fourth via coupled between the M y layer interconnect and the second M x-1 layer interconnect 608. The fourth via is within an overlapping portion of the first track and the third track.
- the conductive stack structure apparatus 620 further includes a second M x layer interconnect 604 extending in the first direction on a fourth track.
- the conductive stack structure apparatus 620 further includes a third via stack (at 612) coupled between the second M x layer interconnect 604 and the M y layer interconnect.
- the third via stack includes the first M x _i layer interconnect 606 and a third plurality of vias.
- the third plurality of vias include a fifth via 612 connected to the second M x layer interconnect 604 and the first M x _i layer interconnect 606 within an overlapping portion of the fourth track and the second track.
- the third plurality of vias include a sixth via coupled between the M y layer interconnect and the first M x _i layer interconnect 606.
- the sixth via is within an overlapping portion of the fourth track and the second track.
- the conductive stack structure apparatus 620 further includes a fourth via stack (at 616) coupled between the second M x layer interconnect 604 and the M y layer interconnect.
- the fourth via stack includes the second M x _i layer interconnect 608 and a fourth plurality of vias.
- the fourth plurality of vias include a seventh via 616 connected to the second M x layer interconnect 604 and the second M x _i layer interconnect 608 within an overlapping portion of the fourth track and the third track.
- the fourth plurality of vias include an eighth via coupled between the M y layer interconnect and the second M x-1 layer interconnect 608. The eighth via is within an overlapping portion of the fourth track and the third track.
- the first and third vias 610, 614 are separated by at least one track
- the second and fourth vias are separated by at least one track
- the fifth and seventh vias 612, 616 are separated by at least one track
- the sixth and eighth vias are separated by at least one track.
- the first and third vias 610, 614 are separated by exactly one track (with one intervening track)
- the second and fourth vias are separated by exactly one track (with one intervening track)
- the fifth and seventh vias 612, 616 are separated by exactly one track (with one intervening track)
- the sixth and eighth vias are separated by exactly one track (with one intervening track).
- the first M x _i layer interconnect 606 extends across at least three tracks
- the second M x _i layer interconnect 608 extends across at least three tracks.
- an apparatus 430 which includes a conductive stack structure 520, includes a first M x layer interconnect 502/434 on an M x layer and extending in a first direction on a first track, a second M x layer interconnect 504/438 on an M x layer and extending in the first direction on a second track, and an M y layer interconnect 576 on an M y layer.
- the M y layer (e.g., M3 layer) is a lower layer than the M x layer.
- the apparatus 430 further includes a first via stack 552 coupled between the first M x layer interconnect 502/434 and the M y layer interconnect 576.
- the first via stack 552 includes an M x-1 layer interconnect 506/444 on an M x-1 layer and includes a plurality of vias.
- the M x _i layer interconnect 506/444 is a higher layer than the M y layer interconnect 576.
- the M x _i layer interconnect 506/444 extends in a second direction on a third track. The second direction is orthogonal to the first direction.
- the plurality of vias include a first via 508/448 connected to the first M x layer interconnect 502/434 and the M x _i layer interconnect 506/444 within an overlapping portion of the first track and the third track.
- the plurality of vias include a second via (any one of the vias 574, 570, 566, or 562) coupled between the M y layer interconnect 576 and the M x _i layer interconnect 506/444.
- the second via (any one of the vias 574, 570, 566, or 562) is within an overlapping portion of the first track and the third track.
- the apparatus 430 further includes a second via stack 554 coupled between the second M x layer interconnect 504/438 and the M y layer interconnect 576.
- the second via stack 554 includes the M x-1 layer interconnect 506/444 and a second plurality of vias.
- the second plurality of vias include a third via 510/450 connected to the second M x layer interconnect 504/438 and the M x _i layer interconnect 506/444 within an overlapping portion of the second track and the third track.
- the second plurality of vias include a fourth via (any one of the vias 592, 588, 586, 582) coupled between the M y layer interconnect 576 and the M x _i layer interconnect 506/444.
- the fourth via (any one of the vias 592, 588, 586, 582) is within an overlapping portion of the second track and the third track.
- the apparatus further includes a third M x layer interconnect 436 extending in the first direction on a fourth track immediately adjacent to the first track and the second track.
- the third M x layer interconnect 436 extends between the first M x layer interconnect 502/434 and the second M x layer interconnect 504/438.
- the third M x layer interconnect 436 is uncoupled to the first M x layer interconnect 502/434 and the second M x layer interconnect 504/438.
- the first via 508/448 has a width of approximately w
- the first M x layer interconnect 502/434 extends past the first via 508/448 by at least a length 3w
- the third via 510/450 has a width of approximately w
- the second M x layer interconnect 504/438 extends past the third via 510/450 by at least a length 3w.
- the apparatus further includes a second M x _i layer interconnect 442 extending in the second direction on a fifth track immediately adjacent the third track, and a third M x _i layer interconnect 446 extending in the second direction on a sixth track immediately adjacent the third track.
- the M x _i layer interconnect 506/444 is between the second M x-1 layer interconnect 442 and the third M x _i layer interconnect 446.
- the M x _i layer interconnect 506/444 is uncoupled to the second M x _i layer interconnect 442 and the third M x _i layer interconnect 446, and the second M x _i layer interconnect 442 and the third M x _i layer interconnect 446 are uncoupled to each other.
- the first M x layer interconnect 502/434 is uncoupled to any interconnect on the M x layer other than the second M x layer interconnect 504/438
- the second M x layer interconnect 504/438 is uncoupled to any interconnect on the M x layer other than the first M x layer interconnect 502/434.
- the M x _i layer interconnect 506/444 is uncoupled to any interconnect on the M x _i layer. In one configuration, the M x _i layer interconnect 506/444 is uncoupled to any via between the M x layer and the M x _i layer except for the first via 508/448 and the third via 510/450. In one configuration, the M y layer is an M3 layer. In one configuration, the apparatus further includes a plurality of MOS transistors located below the M y layer interconnect. The M y layer interconnect 576 is coupled to a source of at least one of the MOS transistors.
- the first and third vias 508/448, 510/450, respectively, are separated by at least one track, and the second and fourth vias are separated by at least one track.
- the first and third vias 508/448, 510/450 are separated by exactly one track (with one intervening track), and the second and fourth vias are separated by exactly one track (with one intervening track).
- the first and second via stacks 552, 554 provide power (e.g., V dd ) or ground (e.g., V ss ) (generally, may provide a voltage) from the first and second M x layer interconnects 502/434, 504/438 to the M y layer interconnect 576.
- power e.g., V dd
- ground e.g., V ss
- Combinations such as "at least one of A, B, or C,” “at least one of A, B, and C,” and “A, B, C, or any combination thereof include any combination of A, B, and/or C, and may include multiples of A, multiples of B, or multiples of C.
- combinations such as “at least one of A, B, or C,” “at least one of A, B, and C,” and “A, B, C, or any combination thereof may be A only, B only, C only, A and B, A and C, B and C, or A and B and C, where any such combinations may contain one or more member or members of A, B, or C.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462072966P | 2014-10-30 | 2014-10-30 | |
US14/744,634 US9520358B2 (en) | 2014-10-30 | 2015-06-19 | Via structure for optimizing signal porosity |
PCT/US2015/053937 WO2016069205A1 (en) | 2014-10-30 | 2015-10-05 | Via structure for optimizing signal porosity |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3213346A1 true EP3213346A1 (en) | 2017-09-06 |
Family
ID=55853502
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP15779164.1A Pending EP3213346A1 (en) | 2014-10-30 | 2015-10-05 | Via structure for optimizing signal porosity |
Country Status (8)
Country | Link |
---|---|
US (2) | US9520358B2 (en) |
EP (1) | EP3213346A1 (en) |
JP (1) | JP6266845B2 (en) |
KR (1) | KR101831621B1 (en) |
CN (1) | CN107148670B (en) |
BR (1) | BR112017008729B1 (en) |
CA (1) | CA2962779A1 (en) |
WO (1) | WO2016069205A1 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9520358B2 (en) | 2014-10-30 | 2016-12-13 | Qualcomm Incorporated | Via structure for optimizing signal porosity |
US11239154B2 (en) * | 2015-01-20 | 2022-02-01 | Taiwan Semiconductor Manufacturing Company Ltd. | Fishbone structure enhancing spacing with adjacent conductive line in power network |
US9859891B1 (en) * | 2016-06-24 | 2018-01-02 | Qualcomm Incorporated | Standard cell architecture for reduced parasitic resistance and improved datapath speed |
US9947680B2 (en) * | 2016-09-16 | 2018-04-17 | Toshiba Memory Corporation | Semiconductor memory device |
JP6966686B2 (en) * | 2016-10-21 | 2021-11-17 | 株式会社ソシオネクスト | Semiconductor device |
KR102636096B1 (en) * | 2017-10-20 | 2024-02-14 | 삼성전자주식회사 | Integrated circuit including via array and method for manufacturing the same |
US10964639B2 (en) * | 2017-10-20 | 2021-03-30 | Samsung Electronics Co., Ltd. | Integrated circuits including via array and methods of manufacturing the same |
US10380308B2 (en) * | 2018-01-10 | 2019-08-13 | Qualcomm Incorporated | Power distribution networks (PDNs) using hybrid grid and pillar arrangements |
US10879202B1 (en) * | 2019-07-26 | 2020-12-29 | International Business Machines Corporation | System and method for forming solder bumps |
US12009295B2 (en) * | 2021-11-09 | 2024-06-11 | Qualcomm Incorporated | Comb / fishbone metal stack |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130285219A1 (en) * | 2012-04-30 | 2013-10-31 | Lsi Corporation | Integrated circuit power grid with improved routing resources and bypass capacitance |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3522144B2 (en) * | 1999-02-25 | 2004-04-26 | 富士通株式会社 | Capacitance circuit and semiconductor integrated circuit device |
US6696712B1 (en) * | 2000-08-11 | 2004-02-24 | Seiko Epson Corporation | Semicustom IC having adjacent macrocells |
JP3578065B2 (en) * | 1999-08-20 | 2004-10-20 | セイコーエプソン株式会社 | Semi-custom IC |
JP2001339047A (en) | 2000-05-29 | 2001-12-07 | Matsushita Electric Ind Co Ltd | Semiconductor device |
JP2002329783A (en) * | 2001-04-27 | 2002-11-15 | Toshiba Corp | Automatic wiring pattern layout method, optical layout pattern correction method, semiconductor integrated circuit manufactured based on automatic layout method and optical correction method, and optical automatic layout correction program |
JP4377342B2 (en) * | 2005-01-18 | 2009-12-02 | Necエレクトロニクス株式会社 | Semiconductor integrated circuit, layout method, layout apparatus, and layout program |
JP2008066371A (en) * | 2006-09-05 | 2008-03-21 | Matsushita Electric Ind Co Ltd | Power supply wiring structure in semiconductor integrated circuit |
JP2008091722A (en) * | 2006-10-03 | 2008-04-17 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit |
CN101803004B (en) | 2007-10-03 | 2012-10-10 | 富士通半导体股份有限公司 | Capacitance element and semiconductor device |
JP5097096B2 (en) * | 2007-12-28 | 2012-12-12 | パナソニック株式会社 | Semiconductor integrated circuit |
US8014124B2 (en) | 2009-06-03 | 2011-09-06 | Mediatek Inc. | Three-terminal metal-oxide-metal capacitor |
US9496217B2 (en) * | 2009-06-04 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus of forming a via |
US8378450B2 (en) | 2009-08-27 | 2013-02-19 | International Business Machines Corporation | Interdigitated vertical parallel capacitor |
JP5097997B2 (en) * | 2009-10-19 | 2012-12-12 | ルネサスエレクトロニクス株式会社 | Wiring element block and semiconductor chip including the same |
US8963286B2 (en) | 2011-05-09 | 2015-02-24 | Marvell International Ltd. | Finger metal oxide metal capacitor structures |
JP5554303B2 (en) * | 2011-09-08 | 2014-07-23 | 株式会社東芝 | Semiconductor integrated circuit and design method of semiconductor integrated circuit |
US8741763B2 (en) * | 2012-05-07 | 2014-06-03 | Globalfoundries Inc. | Layout designs with via routing structures |
US20130334657A1 (en) | 2012-06-15 | 2013-12-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Planar interdigitated capacitor structures and methods of forming the same |
US9111591B2 (en) * | 2013-02-22 | 2015-08-18 | Micron Technology, Inc. | Interconnections for 3D memory |
US9235674B2 (en) * | 2013-03-05 | 2016-01-12 | Oracle International Corporation | Mitigating electromigration effects using parallel pillars |
JP5820412B2 (en) | 2013-03-08 | 2015-11-24 | 株式会社東芝 | Semiconductor integrated circuit |
JP6264170B2 (en) * | 2014-04-16 | 2018-01-24 | 富士通株式会社 | Semiconductor device |
US9520358B2 (en) | 2014-10-30 | 2016-12-13 | Qualcomm Incorporated | Via structure for optimizing signal porosity |
-
2015
- 2015-06-19 US US14/744,634 patent/US9520358B2/en active Active
- 2015-10-05 BR BR112017008729-4A patent/BR112017008729B1/en active IP Right Grant
- 2015-10-05 WO PCT/US2015/053937 patent/WO2016069205A1/en active Application Filing
- 2015-10-05 KR KR1020177011589A patent/KR101831621B1/en active IP Right Grant
- 2015-10-05 CN CN201580058627.5A patent/CN107148670B/en active Active
- 2015-10-05 CA CA2962779A patent/CA2962779A1/en not_active Abandoned
- 2015-10-05 EP EP15779164.1A patent/EP3213346A1/en active Pending
- 2015-10-05 JP JP2017523322A patent/JP6266845B2/en active Active
-
2016
- 2016-11-08 US US15/346,693 patent/US9620452B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130285219A1 (en) * | 2012-04-30 | 2013-10-31 | Lsi Corporation | Integrated circuit power grid with improved routing resources and bypass capacitance |
Also Published As
Publication number | Publication date |
---|---|
US20170053866A1 (en) | 2017-02-23 |
JP2017533592A (en) | 2017-11-09 |
KR20170053732A (en) | 2017-05-16 |
WO2016069205A1 (en) | 2016-05-06 |
US9520358B2 (en) | 2016-12-13 |
JP6266845B2 (en) | 2018-01-24 |
KR101831621B1 (en) | 2018-02-23 |
CA2962779A1 (en) | 2016-05-06 |
US20160126180A1 (en) | 2016-05-05 |
CN107148670A (en) | 2017-09-08 |
US9620452B2 (en) | 2017-04-11 |
CN107148670B (en) | 2019-04-12 |
BR112017008729B1 (en) | 2022-10-25 |
BR112017008729A2 (en) | 2017-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9620452B2 (en) | Via structure for optimizing signal porosity | |
US9502351B1 (en) | Multiple split rail standard cell library architecture | |
US8421205B2 (en) | Power layout for integrated circuits | |
KR20170002398A (en) | Adaptive standard cell architecture and layout techniques for low area digital soc | |
US10886224B2 (en) | Power distribution network using buried power rail | |
US9035389B2 (en) | Layout schemes for cascade MOS transistors | |
US10965289B2 (en) | Metal oxide semiconductor device of an integrated circuit | |
US12009295B2 (en) | Comb / fishbone metal stack | |
CN110945655B (en) | Cell architecture with built-in decoupling capacitor | |
US9053960B2 (en) | Decoupling capacitor for integrated circuit | |
EP3248221A1 (en) | Continuous diffusion configurable standard cell architecture | |
EP3545553A1 (en) | Decoupling capacitor with metal programmable knee frequency | |
US20170346485A1 (en) | Switch Cell Structure and Method | |
KR102531038B1 (en) | source separation cell | |
CN107078121B (en) | Grid structure design of IO power bus | |
US20140203377A1 (en) | Semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20170310 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20201202 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |