EP3203495A1 - Bonded substrate and method for manufacturing same, and support substrate for bonding - Google Patents
Bonded substrate and method for manufacturing same, and support substrate for bonding Download PDFInfo
- Publication number
- EP3203495A1 EP3203495A1 EP15845835.6A EP15845835A EP3203495A1 EP 3203495 A1 EP3203495 A1 EP 3203495A1 EP 15845835 A EP15845835 A EP 15845835A EP 3203495 A1 EP3203495 A1 EP 3203495A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- substrate
- amorphous film
- sintered
- bonded
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 507
- 238000000034 method Methods 0.000 title claims abstract description 77
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 42
- 239000004065 semiconductor Substances 0.000 claims abstract description 98
- 239000013078 crystal Substances 0.000 claims abstract description 68
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 28
- 229910052791 calcium Inorganic materials 0.000 claims abstract description 28
- 229910052742 iron Inorganic materials 0.000 claims abstract description 28
- 230000003746 surface roughness Effects 0.000 claims abstract description 27
- 238000001095 inductively coupled plasma mass spectrometry Methods 0.000 claims abstract description 16
- 239000011248 coating agent Substances 0.000 claims abstract description 11
- 238000000576 coating method Methods 0.000 claims abstract description 11
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 82
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 78
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 60
- 238000012546 transfer Methods 0.000 claims description 40
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 31
- 229910052681 coesite Inorganic materials 0.000 claims description 30
- 229910052906 cristobalite Inorganic materials 0.000 claims description 30
- 239000000377 silicon dioxide Substances 0.000 claims description 30
- 229910052682 stishovite Inorganic materials 0.000 claims description 30
- 229910052905 tridymite Inorganic materials 0.000 claims description 30
- 238000005498 polishing Methods 0.000 claims description 12
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 7
- 229910020286 SiOxNy Inorganic materials 0.000 claims description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 89
- 229910052710 silicon Inorganic materials 0.000 description 34
- 239000010703 silicon Substances 0.000 description 34
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 33
- 229910052751 metal Inorganic materials 0.000 description 30
- 239000002184 metal Substances 0.000 description 30
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 28
- 239000011575 calcium Substances 0.000 description 24
- 239000012535 impurity Substances 0.000 description 15
- 150000002739 metals Chemical class 0.000 description 15
- 229910052594 sapphire Inorganic materials 0.000 description 13
- 239000010980 sapphire Substances 0.000 description 13
- 230000007547 defect Effects 0.000 description 10
- 238000011156 evaluation Methods 0.000 description 10
- 238000010438 heat treatment Methods 0.000 description 10
- 238000005468 ion implantation Methods 0.000 description 10
- 238000005229 chemical vapour deposition Methods 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 9
- 230000017525 heat dissipation Effects 0.000 description 9
- 239000000843 powder Substances 0.000 description 8
- 239000007789 gas Substances 0.000 description 7
- 239000000463 material Substances 0.000 description 7
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 6
- 239000007864 aqueous solution Substances 0.000 description 6
- 238000011049 filling Methods 0.000 description 6
- 238000005245 sintering Methods 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- 238000000227 grinding Methods 0.000 description 5
- OYPRJOBELJOOCE-UHFFFAOYSA-N Calcium Chemical compound [Ca] OYPRJOBELJOOCE-UHFFFAOYSA-N 0.000 description 4
- 229910003915 SiCl2H2 Inorganic materials 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 230000032798 delamination Effects 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 238000005259 measurement Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- 239000002994 raw material Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 230000004913 activation Effects 0.000 description 3
- 239000000919 ceramic Substances 0.000 description 3
- 230000000052 comparative effect Effects 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 239000003595 mist Substances 0.000 description 3
- -1 oxygen ions Chemical class 0.000 description 3
- CPLXHLVBOLITMK-UHFFFAOYSA-N Magnesium oxide Chemical compound [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- 239000011230 binding agent Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000009694 cold isostatic pressing Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 238000005305 interferometry Methods 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000005507 spraying Methods 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000012864 cross contamination Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000007606 doctor blade method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000006104 solid solution Substances 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 230000000930 thermomechanical effect Effects 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K20/00—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
- B23K20/16—Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating with interposition of special material to facilitate connection of the parts, e.g. material for absorbing or producing gas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
Definitions
- a substrate used for these devices mainly includes a SOI (Silicon on Insulator) substrate.
- SOI substrate enables small junction capacitance and suppression of leak current of a semiconductor device, and has good high-frequency characteristics, and so is suitable for the applications of power devices and high-frequency devices.
- the insulating substrate part or a part of the insulating substrate part and a part of the silicon layer of the SOI substrate which are on the back side of the semiconductor device layer bonded to the silicon substrate, are removed by means such as back grinding, polishing, or etching so as to bring the silicon layer at the surface.
- a color filter and an on-chip lens are formed on this silicon layer to form a backside illumination-type CMOS.
- the above-stated means such as back grinding used for removal of the insulating substrate part or a part of the insulating substrate part and a part of the silicon layer of the SOI substrate is means used for manufacturing of a backside illumination-type solid-state imaging devices.
- a SOI substrate is used for transferring a high-frequency semiconductor device layer into another support substrate.
- silicon or glass of low cost is typically used instead of the SOI substrate.
- silicon has large loss at a high-frequency region, loss tends to occur for high-frequency devices. Since glass has low thermal conductivity, the substrate may hardly dissipate heat.
- SOS Silicon on Sapphire
- the use of a SOS (Silicon on Sapphire) substrate including sapphire as the support substrate may be considered because sapphire has higher thermal conductivity than glass.
- a sapphire substrate has a significant difference in thermal expansion with silicon, warpage often occurs. Since such warpage occurring is large, it is not suitable as a substrate for transferring in some cases. Therefore a substrate suitable for a substrate for transferring that generates less warpage after bonding, is at low cost and has good thermal conductivity has been desired.
- the remaining region has large loss at a high-frequency region because of a dielectric property of silicon, and so it acts as a heat bank. As a result, the heat dissipation capacity of the device may not be improved.
- a SOI substrate When a SOI substrate is used for high-performance processors, it has a structure having an insulating layer made of SiO 2 immediately below a semiconductor device layer of silicon. In this case, since SiO 2 has low thermal conductivity of 1.38 W/m ⁇ K, it may dissipate less heat.
- a SOS substrate has properties of having good thermal conductivity and having small loss at a high-frequency region.
- a sapphire substrate used for a support substrate has a significant difference in thermal expansion with silicon, and so warpage often occurs during heat treatment or film formation. Since such warpage occurring is large, it is difficult to increase the size of the substrate, and so the cost may increase. Further, since a sapphire substrate is transparent in a visible light region, an optical sensor, which is used to check the presence of a support substrate or to position a wafer, may not respond to the sapphire substrate.
- a bonded substrate includes: a sintered-body substrate; at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate, and a single-crystal semiconductor layer disposed on the amorphous film.
- concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0 ⁇ 10 11 atoms/cm 2
- surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
- the present invention relates to a method for manufacturing a bonded substrate including a single-crystal semiconductor layer on a support substrate via a film.
- the method at least includes: applying coating over all of the faces of a sintered-body substrate to obtain a support substrate including at least one layer of amorphous film; and bonding the support substrate and a single-crystal semiconductor substrate via the amorphous film.
- the surface of the amorphous film on the support substrate to be bonded to the single-crystal semiconductor substrate has concentration of Al, Fe and Ca of less than 5.0 ⁇ 10 11 atoms/cm 2 by the ICP-MS method, and has surface roughness Rms of 0.2 nm or less.
- the present invention relates to a support substrate for bonding, including an amorphous film on the surface of a support substrate. That is, this embodiment of the present invention relates to a support substrate for bonding including a sintered-body substrate and at least one layer of amorphous film disposed on each face of the sintered-body substrate, and the surface of the amorphous film has concentration of Al, Fe and Ca of less than 5.0 ⁇ 10 11 atoms/cm 2 by the ICP-MS method, and has surface roughness Rms of 0.2 nm or less.
- Sialon is prepared by forming solid solution of alumina (Al 2 O 3 ) with silicon nitride (Si 3 N 4 ), and is Si 3 N 4 -based engineering ceramic.
- a material including silicon nitride as a major material is most preferable because it has high resistance to chemicals used during the manufacturing process of a device, and is low cost.
- the sintered-body substrate has thermal conductivity higher than 1.5 W/m ⁇ K that is thermal conductivity of SiO 2 , for example.
- the thermal conductivity of the sintered-body substrate is 5.0 W/m ⁇ K or more, more preferably 10 W/m ⁇ K or more and much preferably 100 W/m ⁇ K or more. If thermal conductivity is less than 5.0 W/m ⁇ K, the substrate has low heat dissipation capacity, and may not be suitable for semiconductor devices.
- Thermal conductivity can be measured by a laser flash method and a method complying with ASTM5470, for example.
- Linear coefficient of expansion of the sintered-body substrate is preferably 5.0 ⁇ 10 -6 /°C or less, more preferably 2.0 ⁇ 10 -6 to 4.0 ⁇ 10 -6 /°C. If the linear coefficient of expansion is more than 5.0 ⁇ 10 -6 /°C, when heat of 200°C or more is applied to a bonded substrate thereof, the bonded substrate may warp or break because there is a large difference in coefficient of thermal expansion with silicon.
- the linear coefficient of expansion can be measured by thermomechanical analysis, for example.
- Concentration of metals on the surface of a sintered-body substrate is typically evaluated by collecting components to be evaluated on the surface of the substrate and measuring the same by an ICP-MS method (inductively Coupled Plasma-Mass Spectrometry).
- Metallic components to be evaluated are collected by immersing a sintered-body substrate into a HF aqueous solution (50% by mass) or by applying a constant amount of the solution to the entire surface of the sintered-body substrate by a mist method, for example, so as to dissolve the metallic components on the substrate surface into the HF aqueous solution.
- the permissible concentration of metals may depend on the process used, and this is preferably less than 5.0 ⁇ 10 11 atoms/cm 2 , more preferably less than 1.0 ⁇ 10 11 atoms/cm 2 in the process of joining and transferring a semiconductor device. In the process of making a bonded substrate and then forming a device, the permissible concentration of metal is preferably less than 2.0 ⁇ 10 10 atoms/cm 2 , more preferably less than 1.0 ⁇ 10 10 atoms/cm 2 .
- the surface of the sintered-body substrate has a large number of depressions, such as holes due to grain boundary. Therefore, a thicker amorphous film may be formed on the substrate so as to allow the surface of the sintered-body substrate to have desired surface roughness.
- the film formed however, has an amorphous structure, and so has low thermal conductivity. Therefore a thicker film means low thermal conductivity of the substrate as a whole including the amorphous film.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- High Energy & Nuclear Physics (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Recrystallisation Techniques (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
- Solid State Image Pick-Up Elements (AREA)
Abstract
Description
- The present invention relates to a bonded substrate including a single-crystal semiconductor layer on a support substrate, and more particularly relates to a bonded substrate including a single-crystal silicon layer having a semiconductor device layer that is mainly for high-frequency applications on an insulating sintered-body substrate made of silicon nitride or aluminum nitride having high thermal conductivity.
- Recent silicon-based semiconductor devices increasingly have more improved performance due to their miniaturized design rules. A substrate used for these devices mainly includes a SOI (Silicon on Insulator) substrate. This SOI substrate enables small junction capacitance and suppression of leak current of a semiconductor device, and has good high-frequency characteristics, and so is suitable for the applications of power devices and high-frequency devices.
- A SOI substrate is typically manufactured by a SIMOX (Separation by IMplantation of OXygen) method or a bonding method. The SIMOX method is to implant oxygen ions at high concentration in a silicon substrate as semiconductor, followed by heat treatment at high temperatures, so as to form an oxide film as an insulator in the substrate to be a SOI substrate. The bonding method is to bond a silicon substrate as semiconductor and a support substrate as insulator, followed by thinning of the silicon substrate to form a SOI substrate. A support substrate of the SOI substrate typically is an insulating substrate only. For some applications, however, a substrate made of semiconductor or insulator at least having an insulating layer at the surface part including a silicon layer of the support substrate also can be used. In this case, the insulating layer and the insulating substrate may be made of the same material or different materials.
- The SOI substrate is used for a transferring substrate as well. The transferring substrate is used for manufacturing of a backside illumination-type CMOS (Complementary Metal Oxide Semiconductor) sensor (Patent document 1), a high-frequency semiconductor device (Patent document 2) and the like. The backside illumination-type CMOS can be manufactured as follows, for example. After a semiconductor device layer is formed in a silicon layer of a SOI substrate, the semiconductor device layer and a silicon substrate as another substrate for supporting are bonded. Then, the insulating substrate part or a part of the insulating substrate part and a part of the silicon layer of the SOI substrate, which are on the back side of the semiconductor device layer bonded to the silicon substrate, are removed by means such as back grinding, polishing, or etching so as to bring the silicon layer at the surface. Then, a color filter and an on-chip lens are formed on this silicon layer to form a backside illumination-type CMOS. The above-stated means such as back grinding used for removal of the insulating substrate part or a part of the insulating substrate part and a part of the silicon layer of the SOI substrate is means used for manufacturing of a backside illumination-type solid-state imaging devices. Similarly for high-frequency semiconductor devices, a SOI substrate is used for transferring a high-frequency semiconductor device layer into another support substrate.
-
- Patent document 1: Japanese Patent No.
5286820 - Patent document 2:
WO 2013/118618 - For a transferring substrate, silicon or glass of low cost is typically used instead of the SOI substrate. However, since silicon has large loss at a high-frequency region, loss tends to occur for high-frequency devices. Since glass has low thermal conductivity, the substrate may hardly dissipate heat. The use of a SOS (Silicon on Sapphire) substrate including sapphire as the support substrate may be considered because sapphire has higher thermal conductivity than glass. However, since a sapphire substrate has a significant difference in thermal expansion with silicon, warpage often occurs. Since such warpage occurring is large, it is not suitable as a substrate for transferring in some cases. Therefore a substrate suitable for a substrate for transferring that generates less warpage after bonding, is at low cost and has good thermal conductivity has been desired.
- Since recent devices have high power and high integration, the amount of heat generation from transistors and metal wiring connecting the transistors increase. Therefore a SOI substrate is required to have improved heat dissipation capacity. To improve heat dissipation capacity, it is being studied that a silicon layer including a device formed therein is thinned to about a hundred to a few hundreds of µm from the back side, and a large fan also is attached on the device to promote heat dissipation, and water-cooling tube may be arranged around a device for cooling. Even after thinning, however, the silicon layer is a hundred to a few hundreds of µm, and the region to form a device is only about a few µm from the surface. The remaining region has large loss at a high-frequency region because of a dielectric property of silicon, and so it acts as a heat bank. As a result, the heat dissipation capacity of the device may not be improved. When a SOI substrate is used for high-performance processors, it has a structure having an insulating layer made of SiO2 immediately below a semiconductor device layer of silicon. In this case, since SiO2 has low thermal conductivity of 1.38 W/m·K, it may dissipate less heat.
- In contrast, a SOS substrate has properties of having good thermal conductivity and having small loss at a high-frequency region. A sapphire substrate used for a support substrate, however, has a significant difference in thermal expansion with silicon, and so warpage often occurs during heat treatment or film formation. Since such warpage occurring is large, it is difficult to increase the size of the substrate, and so the cost may increase. Further, since a sapphire substrate is transparent in a visible light region, an optical sensor, which is used to check the presence of a support substrate or to position a wafer, may not respond to the sapphire substrate.
- Examples of a material for a support substrate of a SOI substrate that is not transparent to visible light, has good thermal conductivity, and is low cost include inorganic sintered body (ceramics), such as silicon nitride or aluminum nitride. Since an inorganic sintered-body substrate (hereinafter called a sintered-body substrate) has a smaller difference in thermal expansion with silicon than that of a sapphire substrate, less warpage occurs than in a SOS substrate when a bonded substrate is formed. Since such warpage if occurring is small, it is easy to increase the size.
- However, since a sintered-body substrate is manufactured by sintering silicon nitride powder or aluminum nitride powder with sintering aids, the surface roughness of the substrate is greater than that of a single-crystal substrate such as sapphire or silicon, or a glass substrate. Therefore, it is difficult to bond this substrate as it is with a silicon substrate, or a bonded substrate cannot be manufactured in some cases.
- Raw-material powder of a sintered-body substrate may include metal such as iron or calcium as impurities. Aluminum may be used as raw-material powder or may be included in a sintered-body substrate because alumina is used as a sintering aid. These metal impurities and aluminum are diffused from the surface of the substrate during manufacturing of a device, and they may contaminate the process line.
- From the above, the present invention aims to provide a method for manufacturing a bonded substrate, including a single-crystal semiconductor layer to form a semiconductor device layer on a sintered-body substrate, the sintered-body substrate being opaque to visible light, having high thermal conductivity, low loss at a high-frequency region and small warp, and being at a low cost. The present invention aims to provide a sintered-body substrate for bonding, capable of reducing diffusion of metals and metal impurities included in a substrate that might contaminate a process line during manufacturing of the device, and having a smooth surface suitable for bonding with a silicon substrate. The present invention aims to provide a bonded substrate and a support substrate for bonding suitable for a substrate for transferring. That is, they can facilitate removal of the insulating substrate part or a part of the insulating substrate part and a part of the silicon layer of a SOI substrate from the rear face of a semiconductor device layer by back grinding or the like.
- In view of the circumstances, the present inventors found that, when a sintered-body substrate is used as a support substrate of a SOI substrate, an amorphous film is formed on all of the faces of the sintered-body substrate so as to fill the depressions on the surface, whereby diffusion of metals and metallic impurities from the substrate, which might contaminate the process line during the manufacturing the device, can be reduced. The present inventors further found that polishing of the surface of the amorphous film as needed can lead to the manufacturing of a support substrate for bonding having surface roughness suitable for bonding with a silicon substrate. The present inventors further found that the obtained support substrate for bonding and a single-crystal semiconductor substrate are bonded, whereby a bonded substrate with less warpage and reduced voids at the bonding interface can be obtained.
- That is, according to one aspect of the present invention, a method for manufacturing a bonded substrate is provided, and the method at least includes: applying coating to all of the faces of a sintered-body substrate, so as to obtain a support substrate including at least one layer of amorphous film; and bonding the support substrate and a single-crystal semiconductor substrate via the amorphous film. On a surface of the amorphous film on the support substrate to be bonded with the single-crystal semiconductor substrate, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
- According to another aspect of the present invention, a support substrate for bonding is provided, and includes a sintered-body substrate and at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate. On a surface of the amorphous film, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
- According to another aspect of the present invention, a bonded substrate is provided, and includes: a sintered-body substrate; at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate, and a single-crystal semiconductor layer disposed on the amorphous film. On a surface of the amorphous film on which the single-crystal semiconductor layer is disposed, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
- According to the present invention, at least one layer of amorphous film is formed on the surface of a sintered-body substrate to be bonded to a single-crystal semiconductor substrate. Thereby, when such a sintered-body substrate is used as a support substrate, the surface of the substrate can have favorable smoothness, and the support substrate can be a support substrate for bonding suitable for bonding with a single-crystal semiconductor substrate. Since the obtained support substrate for bonding has the amorphous film on all of the faces, this can reduce or eliminate diffusion of metals and metallic impurities from the substrate to the outside, and so the contamination of process line during the manufacturing of a device can be suppressed. When such a support substrate for bonding is bonded with a single-crystal semiconductor substrate, a bonded substrate obtained has small warpage and reduced voids at the bonding interface. Since such a bonded substrate includes a thin amorphous film on the surface of the sintered-body substrate, it has good thermal conductivity and small loss at a high-frequency region, and so is suitable for high-frequency devices. Such a bonded substrate and a support substrate for bonding can be used as a substrate for transferring as well, and the substrate for transferring can be used in manufacturing of a backside illumination-type CMOS sensor, a high-frequency semiconductor device and the like. Since it has small warpage, when it is used as a substrate for transferring, the substrate for transferring can be removed easily by back grinding or the like.
-
FIG.1A to FIG.1F schematically show one aspect of the manufacturing step of a bonded substrate according to the present invention. - According to one embodiment, the present invention relates to a method for manufacturing a bonded substrate including a single-crystal semiconductor layer on a support substrate via a film. The method at least includes: applying coating over all of the faces of a sintered-body substrate to obtain a support substrate including at least one layer of amorphous film; and bonding the support substrate and a single-crystal semiconductor substrate via the amorphous film. The surface of the amorphous film on the support substrate to be bonded to the single-crystal semiconductor substrate has concentration of Al, Fe and Ca of less than 5.0×1011 atoms/cm2 by the ICP-MS method, and has surface roughness Rms of 0.2 nm or less.
- According to another embodiment, the present invention relates to a support substrate for bonding, including an amorphous film on the surface of a support substrate. That is, this embodiment of the present invention relates to a support substrate for bonding including a sintered-body substrate and at least one layer of amorphous film disposed on each face of the sintered-body substrate, and the surface of the amorphous film has concentration of Al, Fe and Ca of less than 5.0×1011 atoms/cm2 by the ICP-MS method, and has surface roughness Rms of 0.2 nm or less.
- The single-crystal semiconductor substrate preferably includes a single-crystal silicon substrate.
- The sintered-body substrate preferably includes an insulating inorganic sintered body (ceramic) substrate. A sintered body is obtained by heating aggregate of inorganic powder at a temperature lower than the melting point of the inorganic substance making up the aggregate for solidification. For instance, raw-material powder (e.g., silicon nitride or aluminum nitride) of 0.1 to 50 µm in average size is shaped into a plate form by metallic molding, cold isostatic pressing, a doctor blade method or the like, followed by heating under atmospheric conditions or under a nitrogen atmosphere. For instance, in the case of silicon nitride, heating is performed at 1400 to 2000°C, whereby a sintered-body substrate can be manufactured. When pressure is required during shaping by metallic molding, cold isostatic pressing or the like, the pressure is preferably 100 MPa or more. In some cases, sintering aids, such as alumina, magnesia and yttria, may be added to promote sintering and stabilize the shape. Although the dimensions of the sintered-body substrate are not especially limited, they are preferably 150 to 300 mm in outer diameter and 500 to 1000 µm in thickness. Since a sintered-body substrate is opaque to visible light, an optical sensor, which is used to check the presence of a support substrate or to position a wafer, can detect the sintered-body substrate. A sintered-body substrate has good thermal conductivity and a smaller difference in thermal expansion with silicon than that of a sapphire substrate, so less warpage occurs when a bonded substrate is formed. Since such warpage, if it occurs, is small, it is easy to increase the size. Examples of the insulating sintered-body substrate include silicon nitride (Si3N4), aluminum nitride (AlN) or sialon (silicon·alumina nitride, Si6-xAlxOxN8-x (X denotes a number exceeding 0 and 4 or less). Sialon is prepared by forming solid solution of alumina (Al2O3) with silicon nitride (Si3N4), and is Si3N4-based engineering ceramic. For materials of the sintered-body substrate, a material including silicon nitride as a major material is most preferable because it has high resistance to chemicals used during the manufacturing process of a device, and is low cost.
- Desirably, the sintered-body substrate has thermal conductivity higher than 1.5 W/m·K that is thermal conductivity of SiO2, for example. Preferably the thermal conductivity of the sintered-body substrate is 5.0 W/m·K or more, more preferably 10 W/m·K or more and much preferably 100 W/m·K or more. If thermal conductivity is less than 5.0 W/m·K, the substrate has low heat dissipation capacity, and may not be suitable for semiconductor devices. Thermal conductivity can be measured by a laser flash method and a method complying with ASTM5470, for example.
- Volume resistivity of the sintered-body substrate is preferably 1.0×108 Ω·cm or more, and more preferably 1.0×1010 Ω·cm or more. If volume resistivity is less than 1.0×108 Ω·cm, it is difficult for a device including a bonded substrate made up of such a sintered-body substrate to suppress electrical loss due to the dielectric characteristics. Volume resistivity can be measured by four-terminal sensing or two-terminal sensing, for example.
- Linear coefficient of expansion of the sintered-body substrate is preferably 5.0×10-6/°C or less, more preferably 2.0×10-6 to 4.0×10-6/°C. If the linear coefficient of expansion is more than 5.0×10-6/°C, when heat of 200°C or more is applied to a bonded substrate thereof, the bonded substrate may warp or break because there is a large difference in coefficient of thermal expansion with silicon. The linear coefficient of expansion can be measured by thermomechanical analysis, for example.
- The sintered-body substrate includes metals as raw materials (e.g., silicon or aluminum), sintered aids or binder such as alumina, or metallic impurities such as iron or calcium. Aluminum and metallic impurities such as iron or calcium may be diffused from the sintered-body substrate to a single-crystal silicon layer when a single-crystal silicon substrate is directly bonded to the sintered-body substrate. These metals and metal impurities may be diffused to and contaminate devices used during the steps of manufacturing a bonded substrate and during the following steps of manufacturing a semiconductor device. When the sintered-body substrate is used for the process of manufacturing semiconductor devices, it is important to avoid diffusion of these metals and metal impurities from the surface of the substrate or to suppress the diffusion so as not to adversely affect the process.
- Concentration of metals on the surface of a sintered-body substrate is typically evaluated by collecting components to be evaluated on the surface of the substrate and measuring the same by an ICP-MS method (inductively Coupled Plasma-Mass Spectrometry). Metallic components to be evaluated are collected by immersing a sintered-body substrate into a HF aqueous solution (50% by mass) or by applying a constant amount of the solution to the entire surface of the sintered-body substrate by a mist method, for example, so as to dissolve the metallic components on the substrate surface into the HF aqueous solution. The permissible concentration of metals may depend on the process used, and this is preferably less than 5.0×1011 atoms/cm2, more preferably less than 1.0×1011 atoms/cm2 in the process of joining and transferring a semiconductor device. In the process of making a bonded substrate and then forming a device, the permissible concentration of metal is preferably less than 2.0×1010 atoms/cm2, more preferably less than 1.0×1010atoms/cm2. In the case of silicon nitride sintered-body substrate, major metallic impurities are aluminum, iron and calcium, which may depend on the types of silicon nitride powder and the types of binder used for manufacturing of a substrate, and the concentration of metallic impurities is typically 1.0×1013 atoms/cm2 or more.
- The sintered-body substrate is obtained by shaping powder and sintering the same as stated above. The sintered-body substrate therefore has a large number of depressions of about 0.01 to 2.0 µm in diameter and about 0.05 to 1.0 µm in depth on the surface of the substrate, and has large surface roughness compared with a single-crystal substrate such as sapphire or silicon or a glass substrate. The diameter and depth of the depressions on the surface of the substrate can be evaluated using an Atomic Force Microscope (AFM), a white-light microscope (ZYGO), or the like.
- Considering them, coating is applied to all of the faces of the sintered-body substrate, whereby a support substrate including at least one layer of amorphous film can be obtained. Such a film is desirably made of amorphous film, because it can fill the depressions on the surface of the sintered-body substrate without gaps and the substrate can have surface roughness suitable for bonding with a single-crystal semiconductor substrate. The amorphous film may be of a type that is typically used for the process of manufacturing semiconductor devices, and is preferably selected from SiO2, Si3N4, SiOxNy (x and y are numbers satisfying 0<x<2.0, 0<y<1.3), amorphous silicon, and amorphous polysilicon, for example. Especially Si3N4 is preferable because it can suppress diffusion of metals and metallic impurities from the sintered-body substrate and the film itself has high thermal conductivity. A method for forming the amorphous film is not especially limited. For instance, the amorphous film may be manufactured by deposition such as CVD (chemical vapor deposition) and PVD (physical vapor deposition), or immersion of a substrate into solution of organic metallic precursor including metal to form an amorphous film. The amorphous film may be manufactured by coating all of the faces of a substrate or at least a face to be bonded with a single-crystal semiconductor substrate with organic metallic precursor, followed by heating to remove organic substance to form an amorphous film. When CVD is used, a Si3N4 film can be formed by using mixture gas of SiCl2H2 and NH3 (SiCl2H2:NH3=1:0.1 to 1:200 in volume ratio) at atmospheric pressure and at 800 to 1000°C, for example. A SiO2 film may be formed by using a gas mixture of SiH4 and O2 (SiH4:O2=1:0.1 to 1:100 in volume ratio) as atmospheric gas and at 600 to 1000°C, for example. A SiOxNy film (0<x<2.0, 0<y<1.3) may be formed by using a gas mixture of tetraethyl orthosilicate (TEOS, Si(OC2H5)4), NH3 and O2 (1:0.1:0.5 to 1:10:5 in volume ratio) as atmospheric gas and at 500 to 1000°C, for example. In order to obtain desired surface roughness, after the step of forming a support substrate including at least one layer of amorphous film, polishing may be performed at least to the surface of the amorphous film to be bonded with the single-crystal semiconductor substrate by CMP (Chemical Mechanical Polishing) or the like, so as to make the surface of the film smoother. The amorphous film may be disposed on all of the faces of the sintered-body substrate. The amorphous film is effective not only for smoothing the surface of the sintered-body substrate, but also for preventing diffusion of Al included in the sintered-body substrate, Fe, Ca or the like as metallic impurities to a semiconductor device layer or a single-crystal silicon layer. Due to such an amorphous film disposed on all of the faces of the sintered-body substrate, the sintered-body substrate is coated with the amorphous film not only at the face to be bonded with a single-crystal semiconductor substrate but also at the lateral faces and the rear face. Therefore cross contamination to the devices used during the steps of manufacturing a bonded substrate and the following steps of manufacturing a semiconductor device can be effectively prevented.
- The amorphous film disposed on the surface of the sintered-body substrate may be at least one layer, which may be a single layer or multiple layers of two or more. When the amorphous film includes multiple layers of two or more, the types of the films in each layer may be selected from the materials as stated above. The types of the film may be different for each layer, or may be the same, and may be manufactured by the above-stated method. Thickness of each layer may be the same or be different. For instance, coating may be applied to all of the faces of the sintered-body substrate to form a SiO2 film, followed by coating of the SiO2 film to form a Si3N4 film thereon. In this way, when the types of the amorphous film are different between the first layer and the second layer, the surface of the sintered-body substrate can be covered more densely, which can prevent diffusion of metallic components from the substrate more favorably.
- For the amorphous film disposed on the surface of the sintered-body substrate, the type of the film and the thickness can be selected by the following method, for example.
- Thermal conductivity in the direction perpendicular to the surface of the sintered-body substrate having an amorphous film, i.e., in the thickness direction of the amorphous film, can be represented using overall heat transfer coefficient U (W/m2·K). A larger value of the overall heat transfer coefficient U means better thermal conductivity. For instance, the reciprocal of the overall heat transfer coefficient U in the thickness direction of the support substrate having amorphous film including M layers can be represented by the following expression:
- As stated above, the surface of the sintered-body substrate has a large number of depressions, such as holes due to grain boundary. Therefore, a thicker amorphous film may be formed on the substrate so as to allow the surface of the sintered-body substrate to have desired surface roughness. The film formed, however, has an amorphous structure, and so has low thermal conductivity. Therefore a thicker film means low thermal conductivity of the substrate as a whole including the amorphous film. For instance, when a bonded substrate obtained by bonding with a single-crystal semiconductor substrate is used as a high-frequency device, thermal conductivity of the support substrate before bonding with the single-crystal semiconductor substrate desirably is higher than that of sapphire (42 W/m·K) as the support substrate of a SOS substrate from the viewpoint of obtaining more excellent heat dissipation capacity than the SOS substrate that is typically used for high-frequency devices.
- As a result of the study by the present inventors on the support substrate having desired characteristics, it was found that the type and thickness of amorphous film are selected so that the reciprocal of the overall heat transfer coefficient in the direction perpendicular to the surface of the sintered-body substrate having the amorphous film, i.e., in the thickness direction of the amorphous film is 50 to 98% of the reciprocal of the overall heat transfer coefficient of the sintered-body substrate in the thickness direction without an amorphous film, whereby a sintered-body substrate including an amorphous film having both of the heat dissipation capacity and surface smoothness can be obtained. In this case, the thickness of the amorphous film preferably exceeds 0.1 µm and less than 10 µm, more preferably exceeds 0.1 µm and 1.0 µm or less. When the amorphous film includes multiple layers of two or more, the total of the thicknesses of all layers formed on the sintered-body substrate preferably exceeds 0.1 µm and less than 10 µm. If the thickness is less than 0.1 µm, filling of depressions on the surface of the sintered-body substrate is not sufficient, and metals and metallic impurities in the substrate may diffuse to the outside of the substrate. If the thickness exceeds 10 µm, heat dissipation capacity deteriorates. In addition, the film often generates cracks, meaning that exposed parts are generated on the surface of the substrate, which leads to the possibility of diffusion of metals and metallic impurities in the substrate to the outside of the substrate. Especially when the amorphous film is Si3N4, the thickness of the amorphous film preferably exceeds 0.1 µm and 1 µm or less. The thickness of the amorphous film may be designed beforehand so that the thickness can be within the preferable range as stated above during the film formation, or may be adjusted after the film formation by polishing, etching or the like to be within the preferable range as stated above. The thickness of the amorphous film can be evaluated by forming an amorphous film of the same type and the same thickness as those formed on the sintered-body substrate on a substrate (e.g., single-crystal Si or SiO2) as an index, and measuring the thickness using a film-thickness measuring instrument based on optical interferometry, for example. When the surface of the amorphous film is polished by CMP, for example, an amorphous film of the same type and the same thickness as those formed on the sintered-body substrate is formed on a substrate (e.g., single-crystal Si or SiO2) as an index. Then, the amorphous film on the index substrate is polished under a constant polishing condition, and the thicknesses of the amorphous film before and after polishing are measured using a film-thickness measuring instrument based on optical interferometry, for example. As a result, the rate of the polishing can be calculated. The thickness can be set by controlling the polishing time based on the polishing rate.
- According to the present invention, when an amorphous film of Si3N4 exceeding 0.1 µm and less than 10 µm in thickness is disposed on the surface of silicon nitride sintered body (thermal conductivity of 100 W/m·K), the reciprocal (1/overall heat transfer coefficient) in the thickness direction of the Si3N4 film on the silicon nitride sintered-body substrate can be suppressed to 50 to 98% of the reciprocal of the overall heat transfer coefficient in the thickness direction of the silicon nitride sintered-body substrate without the Si3N4 film, whereby thermal conductivity higher than that of a sapphire substrate can be obtained.
- At least on the surface of the amorphous film on the support substrate to be bonded with a single-crystal semiconductor substrate, concentration of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2. If the concentration of metal is higher than 5.0×1011 atoms/cm2, these metal components diffused from the substrate surface may contaminate a single-crystal silicon layer of a bonded substrate thereof or may contaminate devices used during the steps of manufacturing the bonded substrate and during the following steps of manufacturing a semiconductor device. Therefore, a further step of selecting the support substrate having a concentration of Al, Fe and Ca less than 5.0×1011 atoms/cm2 by ICP-MS method may be included. If the concentration of metal is higher than 5.0×1011 atoms/cm2, a coating may be applied again to all of the faces of the sintered-body substrate so as to form another amorphous film. That is, if the evaluation on the surface of the amorphous film on the support substrate to be bonded with a single-crystal semiconductor substrate using the ICP-MS method shows that concentration of Al, Fe and Ca is 5.0×1011 atoms/cm2 or more, coating further may be applied to the surface of the support substrate already having at least one layer of amorphous film so as to form a support substrate having an amorphous film of at least two layers. In this case also, the thickness in total of all of the amorphous films preferably exceeds 0.1 µm and is less than 10 µm. The concentration of metals on the surface of the amorphous film can be evaluated by a method similar to the evaluation of the concentration of metals on the surface of a sintered-body substrate before forming the amorphous film.
- At least the amorphous film on the support substrate to be bonded to a single-crystal semiconductor substrate preferably has surface roughness Rms of 0.2 nm or less. Such surface roughness Rms of 0.2 nm or less can lead to desired surface smoothness, and can suppress gaps, which may be the cause of void defects at the bonding interface when it is bonded to a single-crystal semiconductor substrate. The surface roughness Rms can be measured by using an Atomic Force Microscope (AFM), a white-light microscope (ZYGO), or the like.
- By such a method, a support substrate including a sintered-body substrate and at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate can be obtained. The obtained support substrate can be used as a support substrate for bonding and can be used as a transferring substrate that is used for manufacturing of a backside illumination-type CMOS sensor, a high-frequency semiconductor device and the like. When the support substrate is used as a support substrate for bonding or a transferring substrate, a semiconductor substrate or another insulating substrate may be bonded to the face of the sintered-body substrate including an amorphous film that is opposed to the face having the single-crystal semiconductor substrate obtained by the above-stated method.
- Next, the support substrate and the single-crystal semiconductor substrate are bonded via the amorphous film. The method for manufacturing a bonded substrate including a single-crystal semiconductor layer by bonding is not especially limited. For instance, the method may be based on a SmartCut method and at least includes: bonding the surface of a single-crystal semiconductor substrate into which hydrogen ions are implanted from the surface to be bonded to the surface of the amorphous film on the support substrate; and applying heat treatment at 150°C or more, preferably 250 to 500°C, to the bonded substrate so as to cause thermal delamination along the ion-implantation layer and transfer the single-crystal semiconductor layer to the support substrate via the amorphous film, thus obtaining a bonded substrate including a single-crystal semiconductor layer on the amorphous film. Another method for manufacturing such a bonded substrate may be based on a SiGen method and at least includes: applying surface-activation treatment by plasma treatment or the like to at least one or both of the surface of the amorphous film on a support substrate and the surface of a single-crystal semiconductor substrate into which hydrogen ions are implanted from the surface to be bonded; bonding the surface of the amorphous film on the support substrate and the surface of the single-crystal semiconductor substrate, at least one or both of which are subjected to the surface-activation treatment, to form a bonded substrate; applying heat treatment at low temperatures (e.g., 100 to 350°C) so as to increase the bonding strength of the bonding interface so as to obtain a bonded member; and giving mechanical impact on the ion-implantation layer of the bonded member at room-temperature conditions without heating or cooling using a wedge or the like so as to cause delamination along the ion-implantation layer and so transfer the single-crystal semiconductor layer to the support substrate via the amorphous film, thus obtaining a bonded substrate including a single-crystal semiconductor layer on the amorphous film. The method may be changed, for instance, by combining or replacing a step of any one of the SmartCut method and the SiGen method as stated above and with a step in the other method. During bonding, adhesive may be used instead of the surface-activation treatment such as plasma treatment so as to bond the surface of the single-crystal semiconductor substrate to the surface of the amorphous film on the support substrate. For the bonded substrate, the single-crystal semiconductor substrate may be used as it is, or a thinned single-crystal semiconductor substrate may be used. A method for thinning the bonded substrate may be the method as stated above as well as polishing, etching or the like to have a single-crystal semiconductor layer of a desired thickness.
-
FIG.1A to FIG.1F show one example of an embodiment of the method for manufacturing a bonded substrate of the present invention. As shown inFIG.1A , anamorphous film 2 is formed on all of the faces of a sintered-body substrate 1, so as to have a support substrate for bonding 3 including theamorphous film 2. As shown inFIG.1B ,ion implantation 6 is performed to a single-crystal semiconductor substrate 4 from the surface to be bonded to the support substrate for bonding 3, so as to form an ion-implantation layer 5 in the single-crystal semiconductor substrate 4. As shown inFIG.1C and FIG.1D ,plasma treatment 7 is performed to the surface of the amorphous film of the support substrate for bonding 3 to be bonded to the single-crystal semiconductor substrate and the face of the single-crystal semiconductor substrate 4 from which ions have been implanted so as to activate the surfaces. As shown inFIG.1E , the surfaces of the amorphous film of the support substrate for bonding 3 and the single-crystal semiconductor substrate 4 subjected to surface activation are bonded so as to obtain a bonded member 8. Mechanical impact is given to the ion-implantation layer 5 of the bonded member 8 using a wedge so as to cause delamination of apart 4b of the single-crystal semiconductor substrate along the ion-implantation layer 5 as shown inFIG.1F , thus transferring a single-crystal semiconductor layer 4a on the sintered-body substrate 1 via theamorphous film 2 and obtaining a bondedsubstrate 9 including the single-crystal semiconductor layer 4a. In this way, a bonded substrate including a sintered-body substrate, at least one layer of amorphous film on all of the faces of the sintered-body substrate and a single-crystal semiconductor layer disposed on the amorphous film can be obtained. - The following describes the present invention in more details by way of examples. The following examples are just for illustration of the present invention, and do not limit the present invention.
- For a sintered-body substrate, a silicon nitride (Si3N4) sintered-body substrate of 200 mm in outer diameter and 725 µm in thickness was used. Measurement by two-terminal sensing showed that the volume resistivity of the sintered-body substrate used was 1.0 × 1014 Ω·cm. The thermal conductivity thereof measured by a laser flash method at 25°C and at atmospheric pressure was 100 W/m·K. Concentration of metal on the surface of the sintered-body substrate was evaluated by spraying a mist of a HF aqueous solution of 50% by mass to the surface of the sintered-body substrate, collecting the HF aqueous solution on the surface, and then measuring the concentration using a ICP-MS analyzer 3300DV (produced by Perkin Elmer company). The result showed that the metal types of Al, Fe and Ca had the concentration of 1.0×1013 atoms/cm2 or more, and the values of the concentration of Al, Fe and Ca were 5.0×1013, 2.0×1014, and 3.0×1014 atoms/cm2, respectively. Calculation by Expression (I) using the measurement result of thermal conductivity and thickness showed that the overall heat transfer coefficient of the sintered-body substrate used was 1.38 × 105 m2·K/W.
- Next, Si3N4 film was formed by a CVD method on all of the faces of the sintered-body substrate, i.e., the face to be bonded to the single-crystal semiconductor substrate, the rear face and the lateral faces, at atmospheric pressure, at 800°C and under the mixture gas environment of SiCl2H2 and NH3 (SiCl2H2:NH3=1:20 in volume ratio). CMP was performed to the surface on which the Si3N4 film was formed using a polisher so that the thickness of the Si3N4 film was 0.3 µm. Thickness of the Si3N4 film was measured using a Si wafer as a monitor. That is, the film was formed on the Si wafer concurrently with the film formation of the Si3N4 film on the sintered-body substrate, and the thickness of the amorphous film on this Si wafer was measured using an interference-type film-thickness measuring instrument (produced by Nanometrics company, Nanospec 6100-KR).
- Measurement using AFM (produced by Bruker AXS K.K., product No. NanoScope V/Dimension Icon) showed that the thus obtained Si3N4 film on the support substrate for bonding had surface roughness Rms of 0.18 nm, and the surface state thereof was smooth without any defects (including pits) that are insufficient in filling at the depressions. Concentration of metals on the surface of the Si3N4 film on the support substrate for bonding was evaluated by spraying mist of a HF aqueous solution of 50% by mass to the support substrate for bonding, collecting the HF aqueous solution on the surface, and then measuring the concentration using an ICP-MS analyzer 3300DV (produced by Perkin Elmer company). The result showed that the values of the concentration of Al, Fe and Ca were 1.0×1010, 2.0×1011, and 1.0×1010 atoms/cm2, respectively. Since the concentration of all metals was less than 5.0×1011 atoms/cm2, a substrate suitable for the process of manufacturing semiconductor devices can be formed.
- Thermal conductivity of the Si3N4 film was measured using a Si wafer as a monitor. That is, the film was formed on the Si wafer concurrently with the film formation of the Si3N4 film on the sintered-body substrate, and the thermal conductivity of this Si wafer was measured using a thermophysical property microscope (TM3 produced by Bethel Co., Ltd.). The measurement result was 4.0 W/m·K. Overall heat transfer coefficient in the direction perpendicular to the surface of the sintered-body substrate on which of the Si3N4 film was formed, i.e., in the thickness direction of the Si3N4 film was calculated based on 4.0W/m·K as the thermal conductivity of the Si3N4 film and 0.3 µm of the film. The resultant was 1.37 × 105 m2·K/W. Based on this, overall heat transfer coefficient of the support substrate for bonding in the thickness direction of the Si3N4 film was 99.0% of the overall heat transfer coefficient of the sintered-body substrate in the thickness direction before forming the Si3N4 film.
- For the single-crystal semiconductor substrate, a single-crystal silicon substrate of the same size as the sintered-body substrate was used. H+ ions were implanted from the surface of the single-crystal silicon substrate under the conditions of the dose amount of 7.0×1016 atom/cm2 and the accelerating voltage of 70 keV. Surface activation treatment by plasma was performed to both of the surface of the Si3N4 film on the support substrate for bonding to be bonded with the single-crystal silicon substrate and the face of the single-crystal silicon substrate from which ions have been implanted. The surfaces of the Si3N4 film on the support substrate for bonding and of the single-crystal silicon substrate subjected to the surface activation treatment were bonded. The bonded substrate was heat-treated at 300°C for 10 hours, whereby a bonded member was obtained. After that, mechanical impact was given to the ion-implantation layer of the bonded member using a blade so as to cause delamination of a part of the bonded member close to the single-crystal semiconductor substrate along the ion-implantation layer, whereby a bonded substrate including a single-crystal silicon layer on the Si3N4 film on the support substrate for bonding was obtained. Thickness of the single-crystal silicon layer of the obtained bonded substrate was 0.4 µm.
- Table 1 shows the evaluation result of the bonded substrate. Observation of the surface of the single-crystal silicon layer of the bonded substrate using an ultrasonic microscope (produced by Hitachi Kenki FineTech Co., Ltd. Fine SAT FS2002) showed no voids and that the depressions of the surface of the sintered-body substrate were filled with the Si3N4 film and no gaps were generated at the bonding interface. Thermal conductivity of the bonded substrate was evaluated complying with ASTM5470 and using TIM Tester (Model 1400) produced by Anatech company. Specifically, a heating plate to which a thermocouple was attached was brought into contact with the surface of the bonded substrate close to the single-crystal silicon layer so that the temperature reached to 80°C, and the temperature of the surface close to the support substrate for bonding was measured. Thereby thermal conductivity of the bonded substrate in the thickness direction was calculated. The result shows that thermal conductivity of the bonded substrate was 48.1 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 1 other than that the Si3N4 film had a thickness of 3 µm. The Si3N4 film on the support substrate for bonding had surface roughness Rms of 0.13 nm, and the surface state thereof was smooth without any defects (including pits) that are insufficient in filling at the depressions. Since the concentration of Al, Fe and Ca on the surface of the Si3N4 film on the support substrate for bonding was 3.0×109 atoms/cm2 or less that is the lower limit of the detection of this method, a substrate suitable for the process of manufacturing semiconductor devices can be formed. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction of the Si3N4 film was 1.14 × 105 m2·K/W, which was 82.6% of the overall heat transfer coefficient of the sintered-body substrate before forming the Si3N4 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that no voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were filled with the Si3N4 film and no gaps were generated at the bonding interface. Thermal conductivity of the bonded substrate was 39.8 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 1 other than that a silicon nitride (Si3N4) sintered-body substrate of 1.0 × 1014 Ω·cm in volume resistivity and 50 W/m·K in thermal conductivity, 200 mm in outer diameter, and 725 µm in thickness was used for the sintered-body substrate. Volume resistivity, thermal conductivity and metal concentration of this silicon nitride sintered-body substrate were measured by the same method as that in Example 1. The values of the concentration of Al, Fe and Ca of the surface of the sintered-body substrate used were 5.0×1014, 3.0×1012, and 1.0×1013 atoms/cm2, respectively. The Si3N4 film on the support substrate for bonding obtained had surface roughness Rms of 0.15 nm, and the surface state thereof was smooth without any defects (including pits) that are insufficient in filling at the depressions. Since the values of the concentration of Al, Fe and Ca on the surface of the Si3N4 film on the support substrate for bonding were 2.0×1011, 1.0×1010, and 3.0×109 atoms/cm2 or less, a substrate suitable for the process of manufacturing semiconductor devices can be formed. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction of the Si3N4 film was 0.69 × 105 m2·K/W, which was 99.5% of the overall heat transfer coefficient of the sintered-body substrate before forming the Si3N4 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that no voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were filled with the Si3N4 film and no gaps were generated at the bonding interface. Thermal conductivity of the bonded substrate was 20.0 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 1 other than that a SiO2 film was formed on all of the faces of the sintered-body substrate by a CVD method at atmospheric pressure, at 600°C and in the mixed gas atmosphere of SiH4 and O2 (SiH4:O2=1:3 in volume ratio), i.e., the surface to the bonded to the single-crystal semiconductor substrate, the rear face and the lateral faces, and CMP was performed using a polisher so that the thickness of the SiO2 film was 0.3 µm. The obtained support substrate for bonding including the SiO2 film had surface roughness Rms of 0.15 nm, and the surface state thereof was smooth without any defects (including pits) that are insufficient in filling at the depressions. Since the values of the concentration of Al, Fe and Ca on the surface of the SiO2 film on the support substrate for bonding were 1.0×1011, 3.0×1011, and 6.0×1010 atoms/cm2, respectively, a substrate suitable for the process of manufacturing semiconductor devices can be formed. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction of the SiO2 film was 1.34 × 105 m2·K/W, which was 97.3% of the overall heat transfer coefficient of the sintered-body substrate before forming the SiO2 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that no voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were filled with the SiO2 film and no gaps were generated at the bonding interface. Thermal conductivity of the bonded substrate was 32.5 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 1 other than that a SiO2 film of 3 µm was formed on all of the faces of the sintered-body substrate by a CVD method by the method similar to that of Example 4, a Si3N4 film of 0.5 µm was formed on the SiO2 film, and CMP was performed using a polisher so that the thickness of the Si3N4 film was 0.3 µm. The amorphous film on the support substrate for bonding obtained had surface roughness Rms of 0.14 nm, and the surface state thereof was smooth without any defects (including pits) that are insufficient in filling at the depressions. Since the concentration of Al, Fe and Ca on the surface of the amorphous film on the support substrate for bonding was 3.0 × 109 atoms/cm2 or less that is the lower limit of the detection of this method, a substrate suitable for the process of manufacturing semiconductor devices can be formed. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction of the SiO2 film and the Si3N4 film was 0.88 × 105 m2·K/W, which was 63.8% of the overall heat transfer coefficient of the sintered-body substrate before forming the SiO2 film and the Si3N4 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that no voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were filled with the SiO2 film and the Si3N4 film, and no gaps were generated at the bonding interface. Thermal conductivity of the bonded substrate was 33.6 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 1 other than that a Si3N4 film of 0.15 µm was formed on all of the faces of the sintered-body substrate by a CVD method, and CMP was performed using a polisher so that the thickness of the Si3N4 film was 0.10 µm. The obtained support substrate for bonding including the Si3N4 film had surface roughness Rms of 1.20 nm, and a large number of defects (including pits) were observed on the surface. The values of the concentration of Al, Fe and Ca of the surface of the Si3N4 film on the obtained support substrate for bonding were 4.0×1013, 2.0×1014, and 2.0×1014 atoms/cm2, respectively. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction was 1.37 × 105 m2·K/W, which was 99.3% of the overall heat transfer coefficient of the sintered-body substrate before forming the Si3N4 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that a large number of voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were not sufficiently filled with the Si3N4 film and gaps were generated with the single-crystal silicon layer. Thermal conductivity of the bonded substrate was 51.3 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 4 other than that a SiO2 film of 0.15 µm was formed on all of the faces of the support substrate for bonding by a CVD method, and CMP was performed using a polisher so that the thickness of the SiO2 film was 0.1 µm. The SiO2 film on the support substrate for bonding obtained had surface roughness Rms of 1.10 nm, and a large number of defects (including pits) were observed on the surface. The values of the concentration of Al, Fe and Ca of the surface of the SiO2 film on the obtained support substrate for bonding were 4.2×1013, 2.1×1014, and 2.6×1014 atoms/cm2, respectively. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction was 1.35 × 105 m2·K/W, which was 97.8% of the overall heat transfer coefficient of the sintered-body substrate before forming the SiO2 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that a large number of voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were not sufficiently filled with the SiO2 film and gaps were generated with the single-crystal silicon layer. Thermal conductivity of the bonded substrate was 50.5 W/m·K.
- A support substrate for bonding and a bonded substrate were manufactured and evaluated similarly to Example 3 other than that a Si3N4 film of 0.15 µm was formed on all of the faces of the sintered-body substrate by a CVD method, and CMP was performed using a polisher so that the thickness of the Si3N4 film was 0.10 µm. The Si3N4 film on the obtained support substrate for bonding had surface roughness Rms of 1.20 nm, and a large number of defects (including pits) were observed on the surface. The values of the concentration of Al, Fe and Ca of the surface of the Si3N4 film on the obtained support substrate for bonding were 4.0×1014, 3.0×1012, and 7.5×1012 atoms/cm2, respectively. Overall heat transfer coefficient of the support substrate for bonding in the thickness direction was 1.37 × 105 m2·K/W, which was 99.7% of the overall heat transfer coefficient of the sintered-body substrate before forming the Si3N4 film. Table 1 shows the evaluation result of the bonded substrate. It was confirmed that a large number of voids were observed on the single-crystal silicon layer of the bonded substrate, and the depressions of the surface of the sintered-body substrate were not sufficiently filled with the Si3N4 film and gaps were generated with the single-crystal silicon layer. Thermal conductivity of the bonded substrate was 28.1 W/m·K.
[Table 1] Support substrate for bonding Bonded substrate Thickness of amorphous film (µm) Surface roughness (nm) Metal concentration (atoms/cm2) Voids Al Fe Ca Ex. 1 0.3 0.18 1.0×1010 2.0×1011 1.0×1010 not found Ex. 2 3.0 0.13 <3.0×109 <3.0×109 <3.0×109 not found Ex. 3 0.3 0.15 2.0×1011 1.0×1010 <3.0×109 not found Ex. 4 0.3 0.15 1.0×1011 3.0×1011 6.0×1010 not found Ex. 5 3.3 0.14 <3.0×109 <3.0×109 <3.0×109 not found Comp. Ex. 1 0.1 1.20 4.0×1013 2.0×1014 2.0×1014 found Comp. Ex. 2 0.1 1.10 4.2×1013 2.1×1014 2.6×1014 found Comp. Ex. 3 0.1 1.20 4.0×1014 3.0×1012 7.5×1012 found - The examples illustrate a bonded substrate including a single-crystal silicon layer, which can be applied to bonding to a substrate including a device layer formed in a single-crystal silicon substrate or to a substrate for transferring. When a support substrate for bonding of the present invention is used for bonding to a wafer including a device layer formed therein, bonding may be performed directly with the single-crystal semiconductor substrate or may be performed using adhesive. When the bonding is performed via adhesive, the thickness of the adhesive layer can be made thinner and so heat dissipation capacity can be increased because the surface of the amorphous film on the support substrate for bonding has fewer defects, such as pits. The examples illustrate a silicon nitride sintered-body substrate, and the present invention is applicable to another substrate having a coefficient of thermal expansion closer to that of silicon, such as aluminum nitride or sialon. A coefficient of thermal expansion of the support substrate that is 5 × 10-6/°C or less can reduce warpage of the substrate after bonding even when bonding is performed directly with a single-crystal semiconductor substrate or via adhesive. This can facilitate an increase in size of the bonded substrate or back grinding after bonding with a device wafer.
-
- 1:
- sintered-body substrate
- 2:
- amorphous film
- 3:
- support substrate for bonding
- 4:
- single-crystal semiconductor substrate
- 4a:
- single-crystal semiconductor layer
- 4b:
- delaminated single-crystal semiconductor substrate
- 5:
- ion-implanted layer
- 6:
- ion-implantation
- 7:
- plasma treatment
- 8:
- bonded member
- 9:
- bonded substrate including single-crystal semiconductor layer
Claims (17)
- A method for manufacturing a bonded substrate, at least comprising:applying coating to all of the faces of a sintered-body substrate, so as to obtain a support substrate including at least one layer of amorphous film; andbonding the support substrate and a single-crystal semiconductor substrate via the amorphous film,wherein on a surface of the amorphous film on the support substrate to be bonded with the single-crystal semiconductor substrate, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
- The method for manufacturing a bonded substrate according to claim 1, wherein a type and thickness of the amorphous film are selected so that a reciprocal (1/overall heat transfer coefficient) of overall heat transfer coefficient in a thickness direction of the amorphous film is 50 to 98% of a reciprocal of overall heat transfer coefficient of the sintered-body substrate in a thickness direction thereof before forming the amorphous film.
- The method for manufacturing a bonded substrate according to claim 1 or 2, further comprising, after the step of applying coating to obtain the support substrate including at least one layer of amorphous film and before the step of bonding, polishing at least the surface of the amorphous film on the support substrate to be bonded to the single-crystal semiconductor substrate.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 3, wherein the sintered-body substrate has thermal conductivity of 5.0 W/m·K or more, volume resistivity of 1.0×108 Ω·cm or more and a linear coefficient of expansion of 5.0×10-6/°C or less.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 4, wherein the amorphous film is selected from SiO2, Si3N4, SiOxNy (x and y are numbers satisfying 0<x<2.0, 0<y<1.3), amorphous silicon and amorphous polysilicon.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 5, wherein the amorphous film has a thickness exceeding 0.1 µm and less than 10 µm.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 4, wherein the amorphous film comprises Si3N4, and has a thickness exceeding 0.1 µm and being 1 µm or less.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 7, wherein the sintered-body substrate comprises silicon nitride, aluminum nitride or sialon.
- The method for manufacturing a bonded substrate according to any one of claims 1 to 8, wherein the single crystal semiconductor substrate comprises single-crystal silicon.
- A support substrate for bonding, comprising a sintered-body substrate and at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate,
wherein on a surface of the amorphous film, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less. - The support substrate for bonding according to claim 10, wherein a type and thickness of the amorphous film are selected so that a reciprocal (1/overall heat transfer coefficient) of overall heat transfer coefficient in a thickness direction of the amorphous film is 50 to 98% of a reciprocal of overall heat transfer coefficient of the sintered-body substrate in a thickness direction thereof without the amorphous film.
- The support substrate for bonding according to claim 10 or 11, wherein the sintered-body substrate has thermal conductivity of 5.0 W/m·K or more, volume resistivity of 1.0×108 Ω·cm or more and a linear coefficient of expansion of 5.0×10-6/°C or less.
- The support substrate for bonding according to any one of claims 10 to 12, wherein the amorphous film is selected from SiO2, Si3N4, SiOxNy (x and y are numbers satisfying 0<x<2.0, 0<y<1.3), amorphous silicon and amorphous polysilicon.
- The support substrate for bonding according to any one of claims 10 to 13, wherein the amorphous film has a thickness exceeding 0.1 µm and less than 10 µm.
- The support substrate for bonding according to any one of claims 10 to 12, wherein the amorphous film comprises Si3N4, and has a thickness exceeding 0.1 µm and being 1 µm or less.
- The support substrate for bonding according to any one of claims 10 to 15, wherein the sintered-body substrate comprises silicon nitride, aluminum nitride or sialon.
- A bonded substrate, comprising: a sintered-body substrate; at least one layer of amorphous film disposed on all of the faces of the sintered-body substrate; and a single-crystal semiconductor layer disposed on the amorphous film,
wherein on a surface of the amorphous film on which the single-crystal semiconductor layer is to be disposed, concentration of each of Al, Fe and Ca by ICP-MS method is less than 5.0×1011 atoms/cm2, and surface roughness Rms of the surface of the amorphous film is 0.2 nm or less.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014200770A JP6208646B2 (en) | 2014-09-30 | 2014-09-30 | Bonded substrate, manufacturing method thereof, and supporting substrate for bonding |
PCT/JP2015/077687 WO2016052597A1 (en) | 2014-09-30 | 2015-09-30 | Bonded substrate and method for manufacturing same, and support substrate for bonding |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3203495A1 true EP3203495A1 (en) | 2017-08-09 |
EP3203495A4 EP3203495A4 (en) | 2018-05-30 |
EP3203495B1 EP3203495B1 (en) | 2022-05-04 |
Family
ID=55630622
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP15845835.6A Active EP3203495B1 (en) | 2014-09-30 | 2015-09-30 | Bonded substrate, method for manufacturing the same, and support substrate for bonding. |
Country Status (5)
Country | Link |
---|---|
US (1) | US10049951B2 (en) |
EP (1) | EP3203495B1 (en) |
JP (1) | JP6208646B2 (en) |
SG (1) | SG11201702414RA (en) |
WO (1) | WO2016052597A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019186010A1 (en) * | 2018-03-30 | 2019-10-03 | Soitec | Substrate for radiofrequency applications and associated manufacturing method |
EP3475975A4 (en) * | 2016-06-24 | 2020-03-11 | Qromis, Inc. | Polycrystalline ceramic substrate and method of manufacture |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6681461B2 (en) * | 2016-09-20 | 2020-04-15 | 日本碍子株式会社 | Composite substrate, its manufacturing method and electronic device |
JP6715345B2 (en) | 2016-11-01 | 2020-07-01 | 信越化学工業株式会社 | Method of transferring device layer to transfer substrate |
US10204778B2 (en) * | 2016-12-28 | 2019-02-12 | QROMIS, Inc. | Method and system for vertical power devices |
EP3654366B1 (en) | 2017-07-14 | 2024-08-07 | Shin-Etsu Chemical Co., Ltd. | Highly heat conductive device substrate and method for producing same |
DE112018003633B4 (en) * | 2017-08-25 | 2021-05-06 | Ngk Insulators, Ltd. | CONNECTED BODY AND ACOUSTIC WAVE DEVICE |
US10436577B2 (en) * | 2017-09-21 | 2019-10-08 | Central Iron And Steel Research Institute | Full-field statistical and characterizing method of fluid micro-explored strain for alloy microstructure |
DE112018005793B4 (en) * | 2017-12-28 | 2022-03-24 | Ngk Insulators, Ltd. | Bonded body of a substrate made of a piezoelectric material and a supporting substrate |
JP7063050B2 (en) * | 2018-03-28 | 2022-05-09 | 住友金属鉱山株式会社 | Manufacturing method of surface treatment powder for heat conductive grease and surface treatment powder for heat conductive grease |
JP7319227B2 (en) * | 2020-05-11 | 2023-08-01 | 信越化学工業株式会社 | BASE SUBSTRATE FOR III-V COMPOUND CRYSTAL AND METHOD FOR MANUFACTURING THE SAME |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4781970A (en) * | 1987-07-15 | 1988-11-01 | International Business Machines Corporation | Strengthening a ceramic by post sinter coating with a compressive surface layer |
JPH01203270A (en) * | 1988-02-08 | 1989-08-16 | Sumitomo Electric Ind Ltd | Sintered aluminum nitride body having high thermal conductivity and its production |
US5213877A (en) * | 1991-05-02 | 1993-05-25 | Mitsubishi Materials Corporation | Ceramic substrate used for fabricating electric or electronic circuit |
ATE261612T1 (en) * | 1996-12-18 | 2004-03-15 | Canon Kk | METHOD FOR PRODUCING A SEMICONDUCTOR ARTICLE USING A SUBSTRATE HAVING A POROUS SEMICONDUCTOR LAYER |
JP4301623B2 (en) * | 1999-03-26 | 2009-07-22 | 株式会社東芝 | Wear resistant parts |
JP4571728B2 (en) * | 1999-06-23 | 2010-10-27 | 日本碍子株式会社 | Silicon nitride sintered body and manufacturing method thereof |
US6391812B1 (en) | 1999-06-23 | 2002-05-21 | Ngk Insulators, Ltd. | Silicon nitride sintered body and method of producing the same |
DE10165107B3 (en) * | 2000-09-20 | 2015-06-18 | Hitachi Metals, Ltd. | Substrate with silicon nitride sintered body and printed circuit board |
US6953761B2 (en) * | 2002-12-27 | 2005-10-11 | Hitachi, Ltd. | Aluminum nitride sintered body and substrate for electronic devices |
US20100193900A1 (en) * | 2007-07-13 | 2010-08-05 | National University Corporation Tohoku University | Soi substrate and semiconductor device using an soi substrate |
JP5286820B2 (en) | 2008-02-22 | 2013-09-11 | ソニー株式会社 | Manufacturing method of solid-state imaging device |
JP5532680B2 (en) * | 2009-05-27 | 2014-06-25 | 信越半導体株式会社 | Manufacturing method of SOI wafer and SOI wafer |
JP2010278338A (en) * | 2009-05-29 | 2010-12-09 | Shin-Etsu Chemical Co Ltd | Sos substrate low in defect density in proximity of interface |
JP5189712B2 (en) * | 2011-07-14 | 2013-04-24 | 株式会社アライドマテリアル | AlN substrate and manufacturing method thereof |
JP5928481B2 (en) * | 2011-12-22 | 2016-06-01 | 信越化学工業株式会社 | Composite board |
TWI529939B (en) | 2012-02-08 | 2016-04-11 | Sony Corp | High frequency semiconductor device and its manufacturing method |
-
2014
- 2014-09-30 JP JP2014200770A patent/JP6208646B2/en active Active
-
2015
- 2015-09-30 US US15/515,161 patent/US10049951B2/en active Active
- 2015-09-30 SG SG11201702414RA patent/SG11201702414RA/en unknown
- 2015-09-30 WO PCT/JP2015/077687 patent/WO2016052597A1/en active Application Filing
- 2015-09-30 EP EP15845835.6A patent/EP3203495B1/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3475975A4 (en) * | 2016-06-24 | 2020-03-11 | Qromis, Inc. | Polycrystalline ceramic substrate and method of manufacture |
US10964535B2 (en) | 2016-06-24 | 2021-03-30 | QROMIS, Inc. | Polycrystalline ceramic substrate and method of manufacture |
EP3985718A1 (en) * | 2016-06-24 | 2022-04-20 | Qromis, Inc. | Polycrystalline ceramic substrate |
WO2019186010A1 (en) * | 2018-03-30 | 2019-10-03 | Soitec | Substrate for radiofrequency applications and associated manufacturing method |
FR3079662A1 (en) * | 2018-03-30 | 2019-10-04 | Soitec | SUBSTRATE FOR RADIO FREQUENCY APPLICATIONS AND ASSOCIATED MANUFACTURING METHOD |
US11688627B2 (en) | 2018-03-30 | 2023-06-27 | Soitec | Substrate for radiofrequency applications and associated manufacturing method |
TWI818961B (en) * | 2018-03-30 | 2023-10-21 | 法商索泰克公司 | Substrate for radiofrequency applications and associated fabrication process |
Also Published As
Publication number | Publication date |
---|---|
US10049951B2 (en) | 2018-08-14 |
EP3203495A4 (en) | 2018-05-30 |
US20170221786A1 (en) | 2017-08-03 |
JP6208646B2 (en) | 2017-10-04 |
WO2016052597A1 (en) | 2016-04-07 |
EP3203495B1 (en) | 2022-05-04 |
SG11201702414RA (en) | 2017-05-30 |
JP2016072450A (en) | 2016-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3203495B1 (en) | Bonded substrate, method for manufacturing the same, and support substrate for bonding. | |
US7416793B2 (en) | Electrostatic chuck and manufacturing method for the same, and alumina sintered member and manufacturing method for the same | |
JP6182661B2 (en) | Handle substrate for composite substrate for semiconductor and composite substrate for semiconductor | |
EP2012347A1 (en) | Soi wafer manufacturing method | |
KR102188440B1 (en) | Handle substrate for composite substrate for semiconductor | |
EP2797107B1 (en) | Composite substrate | |
JP6076486B2 (en) | Handle substrate for composite substrates for semiconductors | |
JP5651278B1 (en) | Handle substrate for composite substrates for semiconductors | |
CN110892506B (en) | Device substrate having high thermal conductivity and method of manufacturing the same | |
TW202016369A (en) | Semiconductor-on-insulator structure | |
US9469571B2 (en) | Handle substrates of composite substrates for semiconductors | |
EP2849207A1 (en) | Heat dissipation substrate and method for producing same | |
US8853054B2 (en) | Method of manufacturing silicon-on-insulator wafers | |
US20130154049A1 (en) | Integrated Circuits on Ceramic Wafers Using Layer Transfer Technology | |
Hassan et al. | Packaging challenges associated with warpage of ultra-thin chips | |
Tan et al. | Low Temperature Wafer Bonding of Low-κ Carbon Doped Oxide (CDO) for High Performance 3D IC Application | |
Kaizhou et al. | A novel bonding partial SOI structure with polysilicon transition layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20170329 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20180503 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/268 20060101ALI20180425BHEP Ipc: B23K 20/16 20060101ALI20180425BHEP Ipc: H01L 21/265 20060101ALI20180425BHEP Ipc: H01L 21/02 20060101AFI20180425BHEP Ipc: B23K 20/00 20060101ALI20180425BHEP Ipc: H01L 21/762 20060101ALI20180425BHEP Ipc: H01L 27/12 20060101ALI20180425BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20201211 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20210921 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
INTC | Intention to grant announced (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20220121 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1490023 Country of ref document: AT Kind code of ref document: T Effective date: 20220515 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602015078773 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG9D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20220504 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1490023 Country of ref document: AT Kind code of ref document: T Effective date: 20220504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220905 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220804 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220805 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220804 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220904 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602015078773 Country of ref document: DE |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
26N | No opposition filed |
Effective date: 20230207 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20220930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20220930 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230810 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230808 Year of fee payment: 9 Ref country code: DE Payment date: 20230808 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20150930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20220504 |