EP3149736A4 - Circuits sram d'assistance à l'écriture et procédés de fonctionnement - Google Patents
Circuits sram d'assistance à l'écriture et procédés de fonctionnement Download PDFInfo
- Publication number
- EP3149736A4 EP3149736A4 EP15843819.2A EP15843819A EP3149736A4 EP 3149736 A4 EP3149736 A4 EP 3149736A4 EP 15843819 A EP15843819 A EP 15843819A EP 3149736 A4 EP3149736 A4 EP 3149736A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- methods
- write assist
- sram circuits
- sram
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/39—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using thyristors or the avalanche or negative resistance type, e.g. PNPN, SCR, SCS, UJT
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8248—Combination of bipolar and field-effect technology
- H01L21/8249—Bipolar and MOS technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0623—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with bipolar transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/10—SRAM devices comprising bipolar components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/411—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
- G11C11/4113—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only with at least one cell access to base or collector of at least one of said transistors, e.g. via access diodes, access transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/414—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the bipolar type
- G11C11/416—Read-write [R-W] circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0821—Combination of lateral and vertical transistors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
- H01L27/0823—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only including vertical bipolar transistors only
- H01L27/0826—Combination of vertical complementary transistors
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462055582P | 2014-09-25 | 2014-09-25 | |
US14/590,834 US9449669B2 (en) | 2014-09-25 | 2015-01-06 | Cross-coupled thyristor SRAM circuits and methods of operation |
US14/607,023 US9460771B2 (en) | 2014-09-25 | 2015-01-27 | Two-transistor thyristor SRAM circuit and methods of operation |
PCT/US2015/052497 WO2016049599A1 (fr) | 2014-09-25 | 2015-09-25 | Circuits sram d'assistance à l'écriture et procédés de fonctionnement |
Publications (2)
Publication Number | Publication Date |
---|---|
EP3149736A1 EP3149736A1 (fr) | 2017-04-05 |
EP3149736A4 true EP3149736A4 (fr) | 2018-01-24 |
Family
ID=57179500
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP15843819.2A Withdrawn EP3149736A4 (fr) | 2014-09-25 | 2015-09-25 | Circuits sram d'assistance à l'écriture et procédés de fonctionnement |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP3149736A4 (fr) |
CN (1) | CN106062878A (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11289538B2 (en) * | 2019-07-30 | 2022-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device and semiconductor die, and method of fabricating memory device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5163022A (en) * | 1989-01-23 | 1992-11-10 | Hitachi, Ltd. | Semiconductor cell memory with current sensing |
US5289409A (en) * | 1990-06-29 | 1994-02-22 | Digital Equipment Corporation | Bipolar transistor memory cell and method |
US20010002062A1 (en) * | 1998-05-13 | 2001-05-31 | Noble Wendell P. | High density SRAM cell with latched vertical transistors |
US6933541B1 (en) * | 1997-09-30 | 2005-08-23 | Virginia Tech Intellectual Properties, Inc. | Emitter turn-off thyristors (ETO) |
WO2014034559A1 (fr) * | 2012-08-29 | 2014-03-06 | ピーエスフォー ルクスコ エスエイアールエル | Mémoire fbc ou mémoire à thyristors pour rafraîchir une ligne de mots inutilisée |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7630235B2 (en) * | 2007-03-28 | 2009-12-08 | Globalfoundries Inc. | Memory cells, memory devices and integrated circuits incorporating the same |
US8035126B2 (en) * | 2007-10-29 | 2011-10-11 | International Business Machines Corporation | One-transistor static random access memory with integrated vertical PNPN device |
-
2015
- 2015-09-25 CN CN201580011001.9A patent/CN106062878A/zh active Pending
- 2015-09-25 EP EP15843819.2A patent/EP3149736A4/fr not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5163022A (en) * | 1989-01-23 | 1992-11-10 | Hitachi, Ltd. | Semiconductor cell memory with current sensing |
US5289409A (en) * | 1990-06-29 | 1994-02-22 | Digital Equipment Corporation | Bipolar transistor memory cell and method |
US6933541B1 (en) * | 1997-09-30 | 2005-08-23 | Virginia Tech Intellectual Properties, Inc. | Emitter turn-off thyristors (ETO) |
US20010002062A1 (en) * | 1998-05-13 | 2001-05-31 | Noble Wendell P. | High density SRAM cell with latched vertical transistors |
WO2014034559A1 (fr) * | 2012-08-29 | 2014-03-06 | ピーエスフォー ルクスコ エスエイアールエル | Mémoire fbc ou mémoire à thyristors pour rafraîchir une ligne de mots inutilisée |
US20150228325A1 (en) * | 2012-08-29 | 2015-08-13 | Ps4 Luxco S.A.R.L. | Fbc memory or thyristor memory for refreshing unused word line |
Non-Patent Citations (1)
Title |
---|
See also references of WO2016049599A1 * |
Also Published As
Publication number | Publication date |
---|---|
EP3149736A1 (fr) | 2017-04-05 |
CN106062878A (zh) | 2016-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3216065A4 (fr) | Mémoire à structure "en points de croisement" et procédés de fabrication de celle-ci | |
EP3111488A4 (fr) | Mémoire à points de croisement et procédés de fabrication de celle-ci | |
AU2015342774B2 (en) | EZH2 inhibitors and uses thereof | |
EP3221805A4 (fr) | Systèmes et procédés de simulation de formes intermédiaires pour fabrication additive | |
IL249557A0 (en) | mnk inhibitors and related methods | |
EP3102576B8 (fr) | Inhibiteurs de ror-gamma à base de dihydropyrrolopyridine | |
EP3160477A4 (fr) | Inhibiteurs de prmt5 et leurs utilisations | |
EP3160466A4 (fr) | Inhibiteurs de prmt5 et leurs utilisations | |
EP3188787A4 (fr) | Méthodes et dispositifs d'accès transcarotidien | |
EP3157471A4 (fr) | Exosquelette et son procédé d'utilisation | |
EP3177288A4 (fr) | Inhibiteurs de prmt5 et leurs utilisations | |
EP3157867A4 (fr) | Procédé pour la fabrication et le transfert de graphène | |
EP3126434A4 (fr) | Film perforé et son procédé de fabrication | |
EP3212184A4 (fr) | Tétrahydropyrannes substitués et méthode d'utilisation associée | |
EP3103083A4 (fr) | Altération dynamique de données de suivi | |
EP3095133A4 (fr) | Procédé de formation d'un circuit intégré et circuit intégré associé | |
GB2530404B (en) | Systems and methods for automatically performing media actions based on status of external components | |
EP3140833A4 (fr) | Appareils et procédés pour réaliser de multiples opérations de mémoire | |
EP3218005A4 (fr) | Composés interagissant avec le glycane et procédés d'utilisation | |
EP3102189A4 (fr) | Composition et procédé pour améliorer le sommeil | |
EP3149738A4 (fr) | Circuits de sram à thyristor à couplage transversal et procédés de fonctionnement | |
EP3157989A4 (fr) | Composé de réparation et procédés d'utilisation | |
EP3169745A4 (fr) | Oléfines d'hydrofluoroéthers et leurs procédés d'utilisation | |
EP3134088A4 (fr) | Composés pyrazolone bicycliques et procédés d'utilisation | |
EP3226955A4 (fr) | Cathéters à auto-ancrage et procédés d'utilisation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20161230 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20180102 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/87 20060101ALI20171219BHEP Ipc: H01L 27/102 20060101ALI20171219BHEP Ipc: G11C 11/406 20060101ALN20171219BHEP Ipc: G11C 11/39 20060101AFI20171219BHEP Ipc: G11C 11/402 20060101ALI20171219BHEP |
|
17Q | First examination report despatched |
Effective date: 20190104 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20190515 |