EP3054609B1 - Method and apparatus for transmitting 1588v2 packet based on wan interface - Google Patents
Method and apparatus for transmitting 1588v2 packet based on wan interface Download PDFInfo
- Publication number
- EP3054609B1 EP3054609B1 EP14859256.1A EP14859256A EP3054609B1 EP 3054609 B1 EP3054609 B1 EP 3054609B1 EP 14859256 A EP14859256 A EP 14859256A EP 3054609 B1 EP3054609 B1 EP 3054609B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- packet
- time
- receiving
- receiving end
- count value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 31
- 230000001360 synchronised effect Effects 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 description 37
- 238000010586 diagram Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/2854—Wide area networks, e.g. public data networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L61/00—Network arrangements, protocols or services for addressing or naming
- H04L61/09—Mapping addresses
- H04L61/25—Mapping addresses of the same type
- H04L61/2503—Translation of Internet protocol [IP] addresses
- H04L61/2592—Translation of Internet protocol [IP] addresses using tunnelling or encapsulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2101/00—Indexing scheme associated with group H04L61/00
- H04L2101/60—Types of network addresses
- H04L2101/618—Details of network addresses
- H04L2101/622—Layer-2 addresses, e.g. medium access control [MAC] addresses
Definitions
- the present invention relates to the field of communications technologies, and in particular, to a WAN interface based 1588V2 packet transmission method and apparatus.
- IP Internet Protocol, Internet Protocol
- SDH Synchronous Digital Hierarchy, synchronous digital hierarchy
- a packet is transmitted by using a WAN (Wide Area Network, wide area network) interface.
- WAN Wide Area Network, wide area network
- QJN HONGLEI ET AL “Wireless LXI Bus Clock Synchronization and Triggering Design", IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, vol.59, no. 9, pages 2420-2430, ISSN:0018-9456, 1 September 2010 (2010-09-01 ), refers to a wireless LXI Bus clock synchronization and triggering design.
- a sending end slices a 1588V2 packet by using an assisting module, and inserts a 1588V2 packet slice into an OH (Overhead, system overhead) overhead segment for transmission; a receiving end extracts the 1588V2 packet slice separately from each received OH overhead segment, and reassembles all extracted 1588V2 packet slices by using the assisting module.
- an assisting module is needed to slice and reassemble the 1588V2 packet, thereby resulting in high complexity of 1588V2 packet transmission.
- Embodiments of the present invention provide a WAN interface based 1588V2 packet transmission method and apparatus, which can reduce complexity of 1588V2 packet transmission.
- an embodiment of the present invention provides a WAN interface based packet reception method, the method including:
- the method before the step of performing, by the receiving end, the time synchronization adjustment on the receiving time according to the count difference between the first count value and the second count value, the method further includes:
- an embodiment of the present invention provides a WAN interface based packet reception apparatus within the IEEE 1588V2 standard, wherein the reception apparatus is configured to perform the above method.
- a sending end inserts a packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the packet; then the receiving end receives the data frame that is sent by the sending end and carries the packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time.
- a packet is sliced and inserted into an OH overhead segment for transmission
- the packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the packet by using an assisting module can be avoided, thereby reducing complexity of packet transmission.
- This embodiment of the present invention provides a WAN interface based 1588V2 packet transmission method, and as shown in FIG. 1 , the method includes: 101: A sending end encapsulates a 1588V2 packet.
- the 1588V2 is a precision time synchronization protocol standard issued by the IEEE (Institute of Electrical and Electronics Engineers, Institute of Electrical and Electronics Engineers) standard organization.
- the 1588V2 packet may be a packet of 44 bytes to 64 bytes, including a packet header of 34 bytes, time information of 10 bytes, and other packet information.
- the time information may be time information, at the sending end, of the 1588V2 packet.
- the sending end may encapsulate the 1588V2 packet to make the 1588V2 packet carry one packet header, where the packet header includes an SMAC (Source Media Access Control, source address), a DMAC (Destination Media Access Control, destination address), and an Etype (Ethernet type, Ethernet type).
- SMAC Source Media Access Control
- DMAC Destination Media Access Control
- Etype Ethernet type, Ethernet type
- the Etype is used to specify an Ethernet type of the 1588V2 packet.
- the Ethernet type of the 1588V2 packet is specified as a layer 2 Ethernet type; if the Etype is 0800, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv4 (Internet Protocol version 4, Internet Protocol version 4) type; and if the Etype is 86DD, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv6 (Internet Protocol version 6, Internet Protocol version 6) type.
- the 1588V2 may be encapsulated at the sending end, and therefore the 1588V2 packet may carry a corresponding packet header, so that the 1588V2 packet may be successfully transmitted.
- the sending end inserts an encapsulated 1588V2 packet into a payload area of a data frame.
- the payload area of the data frame is an area, except a frame header and a frame trailer, in the data frame and used to transmit data, and the area is sufficient to store one encapsulated 1588V2 packet.
- the sending end inserts the 1588V2 packet into the payload area of the data frame, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- the sending end sends, to a receiving end, the data frame carrying the 1588V2 packet.
- the receiving end performs time synchronization adjustment on a receiving time at which the data frame is received.
- the 1588V2 packet may be transmitted between an IP network and an SDH network by using a WAN interface, or may be transmitted between IP networks by using a WAN interface, which is not limited in this embodiment of the present invention.
- this embodiment of the present invention provides a WAN interface based 1588V2 packet transmission apparatus.
- an entity of the apparatus may be a sending end, such as an IP network device and an SDH network device.
- the apparatus includes: an inserting unit 21 and a sending unit 22.
- the inserting unit 21 is configured to insert a 1588V2 packet into a payload area of a data frame.
- the sending unit 22 is configured to send, to a receiving end, the data frame carrying the 1588V2 packet inserted by the inserting unit 21.
- the apparatus may further include: an encapsulating unit 23.
- the encapsulating unit 23 is configured to encapsulate the 1588V2 packet.
- the inserting unit 21 is further configured to insert the 1588V2 packet, encapsulated by the encapsulating unit 23, into the payload area of the data frame.
- an entity of the WAN interface based 1588V2 packet transmission apparatus may be a sending end.
- the sending end may include: a processor 31, an input device 32, an output device 33, and a memory 34.
- the input device 32, where the output device 33, and the memory 34 are separately connected to the processor 31.
- the processor 31 is configured to insert a 1588V2 packet into a payload area of a data frame.
- the processor 31 is further configured to send, to a receiving end, the data frame carrying the 1588V2 packet.
- the processor 31 is further configured to encapsulate the 1588V2 packet.
- the processor 31 is further configured to insert an encapsulated 1588V2 packet into the payload area of the data frame.
- a sending end inserts a 1588V2 packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the 1588V2 packet; then the receiving end receives the data frame that is sent by the sending end and carries the 1588V2 packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time.
- a 1588V2 packet is sliced and inserted into an OH overhead segment for transmission
- the 1588V2 packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- This embodiment of the present invention provides a WAN interface based 1588V2 packet transmission method, and as shown in FIG. 4 , the method includes: 401: A receiving end receives a data frame that is sent by a sending end and carries a 1588V2 packet.
- the 1588V2 packet may be a packet of 44 bytes to 64 bytes, including a packet header of 34 bytes and time information of 10 bytes to 30 bytes.
- the time information in the 1588V2 packet may be time information, at the sending end, of the 1588V2 packet.
- the packet header includes an SMAC, a DMAC, and an Etype. The Etype is used to specify an Ethernet type of the 1588V2 packet.
- the Ethernet type of the 1588V2 packet is specified as a layer 2 Ethernet type; if the Etype is 0800, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv4 type; and if the Etype is 86DD, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv6 type.
- the 1588V2 packet may be transmitted between an IP network and an SDH network by using a WAN interface, or may be transmitted between IP networks by using a WAN interface, which is not limited in this embodiment of the present invention.
- the receiving end acquires a receiving time at which the data frame is received.
- the receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to a MAC (Media Access Control, media access control) sublayer of the receiving end.
- MAC Media Access Control, media access control
- packet transmission is performed based on a WAN interface.
- the packet sequentially passes through a MAC sublayer, a PCS (physical coding sublayer, physical coding sublayer), and a WIS (WAN Interface Sublayer, wide area network interface sublayer) that are of a sending end, and a data link between the sending end and a receiving end, and sequentially arrives at a WIS sublayer, a PCS sublayer, and a MAC sublayer that are of the receiving end.
- the sending end may acquire a corresponding sending time at the MAC sublayer of the sending end
- the receiving end may acquire a corresponding receiving time at the MAC sublayer of the receiving end.
- the receiving end configures a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer.
- the synchronous counter is separately configured for the WIS sublayer and the MAC sublayer, so that count values based on a same standard may be acquired separately at the WIS sublayer and the MAC sublayer.
- the receiving end acquires a first count value corresponding to the WIS sublayer.
- the first count value corresponding to the WIS sublayer is a time identifier corresponding to the WIS sublayer.
- the second count value corresponding to the MAC sublayer is a time identifier corresponding to the MAC sublayer.
- the first count value corresponding to the WIS sublayer and the second count value corresponding to the MAC sublayer are the same.
- the receiving end acquires a count difference between the first count value and the second count value.
- the count difference is the second count value minus the first count value. For example, if the first count value is 202 and the second count value is 208, the count difference between the first count value and the second count value is 6.
- the receiving end acquires a time difference corresponding to the count difference.
- a correspondence between the count difference and the time difference may be pre-configured by the receiving end, which is not limited in this embodiment of the present invention. For example, every period of the count difference may equal 0.5 milliseconds. If the count difference acquired by the receiving end is 6, the time difference corresponding to the count difference is 3 milliseconds; and if the count difference acquired by the receiving end is 20, the time difference corresponding to the count difference is 10 milliseconds.
- the receiving end performs time synchronization adjustment on the receiving time according to the time difference.
- the receiving end performs the time synchronization adjustment on the receiving time by subtracting the time difference from the receiving time. For example, if the receiving time acquired by the receiving end is 11:32:20:038, and the corresponding time difference is 8 milliseconds, a receiving time after the time synchronization adjustment is performed on the receiving time by the receiving end is 11:32:20:030.
- the receiving end performs the time synchronization adjustment on the receiving time, so that time synchronization is achieved between the sending end and the receiving end, and therefore time synchronization for packet transmission is performed between an IP network and an SDH network or between an IP network and an IP network.
- the time information carried in the 1588V2 packet sent by the sending end may be time information that is after the time synchronization adjustment is performed by using a time synchronization adjustment method provided by this embodiment of the present invention, and the receiving end records, in the time information of the 1588V2 packet, a receiving time that is after the time synchronization adjustment is performed by using the time synchronization adjustment method provided by this embodiment of the present invention.
- a path delay (Delay) and a time offset (Offset) that are between different networks may be obtained through calculation, so that time synchronization adjustment may be performed, according to the path delay and the time offset, on network devices that are separately corresponding to the different networks.
- a time at which a 1588V2 packet is sent from a first network device is T1
- a time at which the 1588V2 packet is received by a second network device is T2
- a time at which a 1588V2 packet is sent from the second network device is T3
- a time at which the 1588V2 packet is received by the first network device is T4, where T1, T2, T3, and T4 all are times that are after time synchronization adjustment is performed by using the time synchronization adjustment method provided by this embodiment of the present invention.
- this embodiment of the present invention provides a WAN interface based 1588V2 packet transmission apparatus.
- an entity of the apparatus may be a receiving end, such as an IP network device and an SDH network device.
- the apparatus includes: a receiving unit 51, an acquiring unit 52, and an adjusting unit 53.
- the receiving unit 51 is configured to receive a data frame that is sent by a sending end and carries a 1588V2 packet.
- the acquiring unit 52 is configured to acquire a receiving time at which the receiving unit 51 receives the data frame.
- the adjusting unit 53 is configured to perform time synchronization adjustment on the receiving time acquired by the acquiring unit 52.
- the apparatus further includes: a configuring unit 54.
- the configuring unit 54 is configured to configure a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer.
- the acquiring unit 52 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the WIS sublayer, a first count value that is corresponding to the WIS sublayer and configured by the configuring unit 54.
- the acquiring unit 52 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer, a second count value that is corresponding to the MAC sublayer and configured by the configuring unit 54.
- the adjusting unit 53 is further configured to perform the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value.
- the receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer.
- the acquiring unit 52 is further configured to acquire the count difference between the first count value and the second count value.
- the adjusting unit 53 includes: an acquiring module 5301 and an adjusting module 5302.
- the acquiring module 5301 is configured to acquire a time difference corresponding to the count difference.
- the adjusting module 5302 is configured to perform the time synchronization adjustment on the receiving time according to the time difference acquired by the acquiring module 5301.
- an entity of the WAN interface based 1588V2 packet transmission apparatus may be a receiving end.
- the receiving end may include: a processor 61, an input device 62, an output device 63, and a memory 64, where the input device 62, the output device 63, and the memory 64 are separately connected to the processor 61.
- the processor 61 is configured to receive a data frame that is sent by a sending end and carries a 1588V2 packet.
- the processor 61 is further configured to acquire a receiving time at which the data frame is received.
- the processor 61 is further configured to perform time synchronization adjustment on the receiving time.
- the processor 61 is further configured to configure a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer.
- the processor 61 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the WIS sublayer, a first count value corresponding to the WIS sublayer.
- the processor 61 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer, a second count value corresponding to the MAC sublayer.
- the processor 61 is further configured to perform the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value.
- the receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer.
- the processor 61 is further configured to acquire the count difference between the first count value and the second count value.
- the processor 61 is further configured to acquire a time difference corresponding to the count difference.
- the processor 61 is further configured to perform the time synchronization adjustment on the receiving time according to the time difference.
- a sending end inserts a 1588V2 packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the 1588V2 packet; then the receiving end receives the data frame that is sent by the sending end and carries the 1588V2 packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time.
- a 1588V2 packet is sliced and inserted into an OH overhead segment for transmission
- the 1588V2 packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- the WAN interface based 1588V2 packet transmission apparatus provided by the embodiments of the present invention can implement the foregoing method embodiment. For specific implementation of functions, reference may be made to descriptions in the method embodiment, and no details are repeatedly described herein again.
- the WAN interface based 1588V2 packet transmission method and apparatus that are provided by this embodiment of the present invention are applicable to 1588V2 packet transmission between networks, but are not limited thereto.
- a person of ordinary skill in the art may understand that all or a part of the processes of the methods in the embodiments may be implemented by a computer program instructing relevant hardware.
- the program may be stored in a computer readable storage medium. When the program runs, the processes of the methods in the embodiments are performed.
- the foregoing storage medium may include: a magnetic disk, an optical disc, a read-only memory (Read-Only Memory, ROM), or a random access memory (Random Access Memory, RAM).
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Description
- The present invention relates to the field of communications technologies, and in particular, to a WAN interface based 1588V2 packet transmission method and apparatus.
- Increasingly wide application of IP (Internet Protocol, Internet Protocol) networks leads to increasingly frequent interaction between an IP network and an SDH (Synchronous Digital Hierarchy, synchronous digital hierarchy) network and between an IP network and an IP network. Between an IP network and an SDH network and between an IP network and an IP network, a packet is transmitted by using a WAN (Wide Area Network, wide area network) interface.
For example,US 2013/0003757A1 refers to a synchronized communication system. Further, QJN HONGLEI ET AL: "Wireless LXI Bus Clock Synchronization and Triggering Design", IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, vol.59, no. 9, pages 2420-2430, ISSN:0018-9456, 1 September 2010 (2010-09-01), refers to a wireless LXI Bus clock synchronization and triggering design. - Currently, in a WAN interface based 1588V2 packet transmission process, a sending end slices a 1588V2 packet by using an assisting module, and inserts a 1588V2 packet slice into an OH (Overhead, system overhead) overhead segment for transmission; a receiving end extracts the 1588V2 packet slice separately from each received OH overhead segment, and reassembles all extracted 1588V2 packet slices by using the assisting module. However, currently, to insert the 1588V2 packet slice into the OH overhead segment for transmission, an assisting module is needed to slice and reassemble the 1588V2 packet, thereby resulting in high complexity of 1588V2 packet transmission.
- Embodiments of the present invention provide a WAN interface based 1588V2 packet transmission method and apparatus, which can reduce complexity of 1588V2 packet transmission.
- Technical solutions used in the embodiments of the present invention are:
According to a first aspect, an embodiment of the present invention provides a WAN interface based packet reception method, the method including: - receiving, by a receiving end, a data frame that is sent by a sending end and carries a packet;
- acquiring, by the receiving end, a receiving time at which the data frame is received;
- performing, by the receiving end, time synchronization adjustment on the receiving time, and before the step of performing, by the receiving end, time synchronization adjustment on the receiving time, further comprising:
- configuring, by the receiving end, a synchronous counter separately for a wide area network interface sublayer, WIS, and a media access control, MAC, sublayer;
- when the data frame carrying the packet is transmitted to the WIS, acquiring, by the receiving end, a first count value corresponding to the WIS; and
- when the data frame carrying the packet is transmitted to the MAC sublayer, acquiring, by the receiving end, a second count value corresponding to the MAC sublayer, wherein
- the step of performing, by the receiving end, time synchronization adjustment on the receiving time comprises:
performing, by the receiving end, the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value, wherein the receiving time is a corresponding time at which the data frame carrying the packet is transmitted to the MAC sublayer. - With reference to the first aspect or the first implementation manner of the first aspect, in a second implementation manner of the first aspect, before the step of performing, by the receiving end, the time synchronization adjustment on the receiving time according to the count difference between the first count value and the second count value, the method further includes:
- acquiring, by the receiving end, the count difference between the first count value and the second count value, where
- the step of the performing, by the receiving end, the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value includes:
- acquiring, by the receiving end, a time difference corresponding to the count difference; and
- performing, by the receiving end, the time synchronization adjustment on the receiving time according to the time difference.
- According to a second aspect, an embodiment of the present invention provides a WAN interface based packet reception apparatus within the IEEE 1588V2 standard, wherein the reception apparatus is configured to perform the above method.
- According to the present invention a sending end inserts a packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the packet; then the receiving end receives the data frame that is sent by the sending end and carries the packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time. Compared with that currently, a packet is sliced and inserted into an OH overhead segment for transmission, in the embodiments of the present invention, the packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the packet by using an assisting module can be avoided, thereby reducing complexity of packet transmission.
- To describe the technical solutions in the embodiments of the present invention more clearly, the following briefly introduces the accompanying drawings required for describing the embodiments or the prior art. Apparently, the accompanying drawings in the following description show merely some embodiments of the present invention, and a person of ordinary skill in the art may still derive other drawings from these accompanying drawings without creative efforts.
-
FIG. 1 is a flowchart of a WAN interface based 1588V2 packet transmission method according to Embodiment 1 of the present invention; -
FIG. 2 is a schematic structural diagram of a WAN interface based 1588V2 packet transmission apparatus according to Embodiment 1 of the present invention; -
FIG. 3 is a schematic structural diagram of a sending end according to Embodiment 1 of the present invention; -
FIG. 4 is a flowchart of a WAN interface based 1588V2 packet transmission method according to Embodiment 2 of the present invention; -
FIG. 5 is a schematic structural diagram of a WAN interface based 1588V2 packet transmission apparatus according to Embodiment 2 of the present invention; -
FIG. 6 is a schematic structural diagram of a receiving end according to Embodiment 2 of the present invention; -
FIG. 7 is a schematic diagram of 1588V2 packet transmission between networks according to Embodiment 2 of the present invention; and -
FIG. 8 is a schematic principle diagram of 1588V2 time synchronization according to Embodiment 2 of the present invention. - The following clearly and completely describes the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Apparently, the described embodiments are merely a part rather than all of the embodiments of the present invention. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without creative efforts shall fall within the protection scope of the present invention.
- To make the advantages of the technical solutions of the present invention clearer, the following describes the present invention in detail with reference to the accompanying drawings and embodiments. The scope of the invention is defined in the appended claims. Any reference to "embodiment(s)" or "aspect(s) of the invention" not falling under the scope of the claims should be indicated and interpreted as illustrative example(s) for understanding the invention.
- This embodiment of the present invention provides a WAN interface based 1588V2 packet transmission method, and as shown in
FIG. 1 , the method includes:
101: A sending end encapsulates a 1588V2 packet. - 1588V2 is a precision time synchronization protocol standard issued by the IEEE (Institute of Electrical and Electronics Engineers, Institute of Electrical and Electronics Engineers) standard organization. In this embodiment of the present invention, the 1588V2 packet may be a packet of 44 bytes to 64 bytes, including a packet header of 34 bytes, time information of 10 bytes, and other packet information. The time information may be time information, at the sending end, of the 1588V2 packet.
- For this embodiment of the present invention, the sending end may encapsulate the 1588V2 packet to make the 1588V2 packet carry one packet header, where the packet header includes an SMAC (Source Media Access Control, source address), a DMAC (Destination Media Access Control, destination address), and an Etype (Ethernet type, Ethernet type). The Etype is used to specify an Ethernet type of the 1588V2 packet. Specifically, if the Etype is 88F7, the Ethernet type of the 1588V2 packet is specified as a layer 2 Ethernet type; if the Etype is 0800, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv4 (Internet Protocol version 4, Internet Protocol version 4) type; and if the Etype is 86DD, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv6 (Internet Protocol version 6, Internet Protocol version 6) type.
- For this embodiment of the present invention, the 1588V2 may be encapsulated at the sending end, and therefore the 1588V2 packet may carry a corresponding packet header, so that the 1588V2 packet may be successfully transmitted.
- 102: The sending end inserts an encapsulated 1588V2 packet into a payload area of a data frame.
- The payload area of the data frame is an area, except a frame header and a frame trailer, in the data frame and used to transmit data, and the area is sufficient to store one encapsulated 1588V2 packet.
- For this embodiment of the present invention, the sending end inserts the 1588V2 packet into the payload area of the data frame, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- 103. The sending end sends, to a receiving end, the data frame carrying the 1588V2 packet.
- Further, the receiving end performs time synchronization adjustment on a receiving time at which the data frame is received.
- The 1588V2 packet may be transmitted between an IP network and an SDH network by using a WAN interface, or may be transmitted between IP networks by using a WAN interface, which is not limited in this embodiment of the present invention.
- Further, as a specific implementation of the method shown in
FIG. 1 , this embodiment of the present invention provides a WAN interface based 1588V2 packet transmission apparatus. As shown inFIG. 2 , an entity of the apparatus may be a sending end, such as an IP network device and an SDH network device. The apparatus includes: an insertingunit 21 and a sendingunit 22. - The inserting
unit 21 is configured to insert a 1588V2 packet into a payload area of a data frame. - The sending
unit 22 is configured to send, to a receiving end, the data frame carrying the 1588V2 packet inserted by the insertingunit 21. - Optionally, the apparatus may further include: an encapsulating
unit 23. - The encapsulating
unit 23 is configured to encapsulate the 1588V2 packet. - The inserting
unit 21 is further configured to insert the 1588V2 packet, encapsulated by the encapsulatingunit 23, into the payload area of the data frame. - Further, an entity of the WAN interface based 1588V2 packet transmission apparatus may be a sending end. As shown in
FIG. 3 , the sending end may include: aprocessor 31, aninput device 32, anoutput device 33, and amemory 34. Theinput device 32, where theoutput device 33, and thememory 34 are separately connected to theprocessor 31. - The
processor 31 is configured to insert a 1588V2 packet into a payload area of a data frame. - The
processor 31 is further configured to send, to a receiving end, the data frame carrying the 1588V2 packet. - The
processor 31 is further configured to encapsulate the 1588V2 packet. - The
processor 31 is further configured to insert an encapsulated 1588V2 packet into the payload area of the data frame. - It should be noted that, for other corresponding descriptions corresponding to the functional units in the WAN interface based 1588V2 packet transmission apparatus provided by this embodiment of the present invention, reference may be made to corresponding descriptions in
FIG. 1 , and no details are repeatedly described herein again. - According to the WAN interface based 1588V2 packet transmission method and apparatus that are provided by this embodiment of the present invention: first, a sending end inserts a 1588V2 packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the 1588V2 packet; then the receiving end receives the data frame that is sent by the sending end and carries the 1588V2 packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time. Compared with that currently, a 1588V2 packet is sliced and inserted into an OH overhead segment for transmission, in this embodiment of the present invention, the 1588V2 packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- This embodiment of the present invention provides a WAN interface based 1588V2 packet transmission method, and as shown in
FIG. 4 , the method includes:
401: A receiving end receives a data frame that is sent by a sending end and carries a 1588V2 packet. - The 1588V2 packet may be a packet of 44 bytes to 64 bytes, including a packet header of 34 bytes and time information of 10 bytes to 30 bytes. The time information in the 1588V2 packet may be time information, at the sending end, of the 1588V2 packet. The packet header includes an SMAC, a DMAC, and an Etype. The Etype is used to specify an Ethernet type of the 1588V2 packet. Specifically, if the Etype is 88F7, the Ethernet type of the 1588V2 packet is specified as a layer 2 Ethernet type; if the Etype is 0800, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv4 type; and if the Etype is 86DD, the Ethernet type of the 1588V2 packet is specified as a layer 3 Ethernet IPv6 type.
- For this embodiment of the present invention, the 1588V2 packet may be transmitted between an IP network and an SDH network by using a WAN interface, or may be transmitted between IP networks by using a WAN interface, which is not limited in this embodiment of the present invention.
- 402: The receiving end acquires a receiving time at which the data frame is received.
- The receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to a MAC (Media Access Control, media access control) sublayer of the receiving end.
- For this embodiment of the present invention, between an IP network and an SDH network or between IP networks, packet transmission is performed based on a WAN interface. Specifically, as shown in
FIG. 7 , when a packet is transmitted based on a WAN interface, the packet sequentially passes through a MAC sublayer, a PCS (physical coding sublayer, physical coding sublayer), and a WIS (WAN Interface Sublayer, wide area network interface sublayer) that are of a sending end, and a data link between the sending end and a receiving end, and sequentially arrives at a WIS sublayer, a PCS sublayer, and a MAC sublayer that are of the receiving end. In this embodiment of the present invention, the sending end may acquire a corresponding sending time at the MAC sublayer of the sending end, and the receiving end may acquire a corresponding receiving time at the MAC sublayer of the receiving end. - 403: The receiving end configures a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer.
- For this embodiment of the present invention, the synchronous counter is separately configured for the WIS sublayer and the MAC sublayer, so that count values based on a same standard may be acquired separately at the WIS sublayer and the MAC sublayer.
- 404: When the data frame carrying the 1588V2 packet is transmitted to the WIS sublayer, the receiving end acquires a first count value corresponding to the WIS sublayer.
- The first count value corresponding to the WIS sublayer is a time identifier corresponding to the WIS sublayer.
- 405: When the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer, the receiving end acquires a second count value corresponding to the MAC sublayer.
- The second count value corresponding to the MAC sublayer is a time identifier corresponding to the MAC sublayer. In this embodiment of the present invention, at a same time, the first count value corresponding to the WIS sublayer and the second count value corresponding to the MAC sublayer are the same.
- 406: The receiving end acquires a count difference between the first count value and the second count value.
- The count difference is the second count value minus the first count value. For example, if the first count value is 202 and the second count value is 208, the count difference between the first count value and the second count value is 6.
- 407: The receiving end acquires a time difference corresponding to the count difference.
- For this embodiment of the present invention, a correspondence between the count difference and the time difference may be pre-configured by the receiving end, which is not limited in this embodiment of the present invention. For example, every period of the count difference may equal 0.5 milliseconds. If the count difference acquired by the receiving end is 6, the time difference corresponding to the count difference is 3 milliseconds; and if the count difference acquired by the receiving end is 20, the time difference corresponding to the count difference is 10 milliseconds.
- 408: The receiving end performs time synchronization adjustment on the receiving time according to the time difference.
- Specifically, the receiving end performs the time synchronization adjustment on the receiving time by subtracting the time difference from the receiving time. For example, if the receiving time acquired by the receiving end is 11:32:20:038, and the corresponding time difference is 8 milliseconds, a receiving time after the time synchronization adjustment is performed on the receiving time by the receiving end is 11:32:20:030.
- For this embodiment of the present invention, the receiving end performs the time synchronization adjustment on the receiving time, so that time synchronization is achieved between the sending end and the receiving end, and therefore time synchronization for packet transmission is performed between an IP network and an SDH network or between an IP network and an IP network. Optionally, the time information carried in the 1588V2 packet sent by the sending end may be time information that is after the time synchronization adjustment is performed by using a time synchronization adjustment method provided by this embodiment of the present invention, and the receiving end records, in the time information of the 1588V2 packet, a receiving time that is after the time synchronization adjustment is performed by using the time synchronization adjustment method provided by this embodiment of the present invention. In this embodiment of the present invention, by using a sending time that is carried in the 1588V2 packet and is after the time synchronization adjustment is performed and the receiving time that is carried in the 1588V2 packet and is after the time synchronization adjustment is performed, a path delay (Delay) and a time offset (Offset) that are between different networks may be obtained through calculation, so that time synchronization adjustment may be performed, according to the path delay and the time offset, on network devices that are separately corresponding to the different networks.
- Specifically, as shown in
FIG. 8 , a time at which a 1588V2 packet is sent from a first network device is T1, a time at which the 1588V2 packet is received by a second network device is T2, a time at which a 1588V2 packet is sent from the second network device is T3, and a time at which the 1588V2 packet is received by the first network device is T4, where T1, T2, T3, and T4 all are times that are after time synchronization adjustment is performed by using the time synchronization adjustment method provided by this embodiment of the present invention. According to formulas: - Further, as a specific implementation of the method shown in
FIG. 4 , this embodiment of the present invention provides a WAN interface based 1588V2 packet transmission apparatus. As shown inFIG. 5 , an entity of the apparatus may be a receiving end, such as an IP network device and an SDH network device. The apparatus includes: a receivingunit 51, an acquiringunit 52, and an adjustingunit 53. - The receiving
unit 51 is configured to receive a data frame that is sent by a sending end and carries a 1588V2 packet. - The acquiring
unit 52 is configured to acquire a receiving time at which the receivingunit 51 receives the data frame. - The adjusting
unit 53 is configured to perform time synchronization adjustment on the receiving time acquired by the acquiringunit 52. - Optionally, the apparatus further includes: a configuring
unit 54. - The configuring
unit 54 is configured to configure a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer. - The acquiring
unit 52 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the WIS sublayer, a first count value that is corresponding to the WIS sublayer and configured by the configuringunit 54. - The acquiring
unit 52 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer, a second count value that is corresponding to the MAC sublayer and configured by the configuringunit 54. - The adjusting
unit 53 is further configured to perform the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value. - The receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer.
- The acquiring
unit 52 is further configured to acquire the count difference between the first count value and the second count value. - The adjusting
unit 53 includes: an acquiringmodule 5301 and anadjusting module 5302. - The acquiring
module 5301 is configured to acquire a time difference corresponding to the count difference. - The
adjusting module 5302 is configured to perform the time synchronization adjustment on the receiving time according to the time difference acquired by the acquiringmodule 5301. - Further, an entity of the WAN interface based 1588V2 packet transmission apparatus may be a receiving end. As shown in
FIG. 6 , the receiving end may include: aprocessor 61, aninput device 62, anoutput device 63, and amemory 64, where theinput device 62, theoutput device 63, and thememory 64 are separately connected to theprocessor 61. - The
processor 61 is configured to receive a data frame that is sent by a sending end and carries a 1588V2 packet. - The
processor 61 is further configured to acquire a receiving time at which the data frame is received. - The
processor 61 is further configured to perform time synchronization adjustment on the receiving time. - The
processor 61 is further configured to configure a synchronous counter separately for a wide area network interface WIS sublayer and a media access control MAC sublayer. - The
processor 61 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the WIS sublayer, a first count value corresponding to the WIS sublayer. - The
processor 61 is further configured to acquire, when the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer, a second count value corresponding to the MAC sublayer. - The
processor 61 is further configured to perform the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value. - The receiving time is a corresponding time at which the data frame carrying the 1588V2 packet is transmitted to the MAC sublayer.
- The
processor 61 is further configured to acquire the count difference between the first count value and the second count value. - The
processor 61 is further configured to acquire a time difference corresponding to the count difference. - The
processor 61 is further configured to perform the time synchronization adjustment on the receiving time according to the time difference. - It should be noted that, for other corresponding descriptions corresponding to the functional units in the WAN interface based 1588V2 packet transmission apparatus provided by this embodiment of the present invention, reference may be made to corresponding descriptions in
FIG. 4 , and no details are repeatedly described herein again. - According to the WAN interface based 1588V2 packet transmission method and apparatus that are provided by this embodiment of the present invention: first, a sending end inserts a 1588V2 packet into a payload area of a data frame, and sends, to a receiving end, the data frame carrying the 1588V2 packet; then the receiving end receives the data frame that is sent by the sending end and carries the 1588V2 packet, and acquires a receiving time at which the data frame is received; and finally, the receiving end performs time synchronization adjustment on the receiving time. Compared with that currently, a 1588V2 packet is sliced and inserted into an OH overhead segment for transmission, in this embodiment of the present invention, the 1588V2 packet is inserted into the payload area of the data frame for transmission, so that slicing and reassembling performed on the 1588V2 packet by using an assisting module can be avoided, thereby reducing complexity of 1588V2 packet transmission.
- The WAN interface based 1588V2 packet transmission apparatus provided by the embodiments of the present invention can implement the foregoing method embodiment. For specific implementation of functions, reference may be made to descriptions in the method embodiment, and no details are repeatedly described herein again. The WAN interface based 1588V2 packet transmission method and apparatus that are provided by this embodiment of the present invention are applicable to 1588V2 packet transmission between networks, but are not limited thereto.
- A person of ordinary skill in the art may understand that all or a part of the processes of the methods in the embodiments may be implemented by a computer program instructing relevant hardware. The program may be stored in a computer readable storage medium. When the program runs, the processes of the methods in the embodiments are performed. The foregoing storage medium may include: a magnetic disk, an optical disc, a read-only memory (Read-Only Memory, ROM), or a random access memory (Random Access Memory, RAM).
- The foregoing descriptions are merely specific embodiments of the present invention, but are not intended to limit the protection scope of the present invention. Any variation or replacement readily figured out by a person skilled in the art within the technical scope disclosed in the present invention shall fall within the protection scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (3)
- A WAN interface based packet reception method within the IEEE 1588V2 standard, the method comprising:receiving, by a receiving end, a data frame that is sent by a sending end and carries a packet (step 401);acquiring, by the receiving end, a receiving time at which the data frame is received (step 402);performing, by the receiving end, time synchronization adjustment on the receiving time (step 408), and before the step of performing, by the receiving end, time synchronization adjustment on the receiving time, further comprising:configuring, by the receiving end, a synchronous counter separately for a wide area network interface sublayer, WIS, and a media access control, MAC, sublayer (step 403);when the data frame carrying the packet is transmitted to the WIS, acquiring, by the receiving end, a first count value corresponding to the WIS (step 404); andwhen the data frame carrying the packet is transmitted to the MAC sublayer, acquiring, by the receiving end, a second count value corresponding to the MAC sublayer (step 405), whereinthe step of performing, by the receiving end, time synchronization adjustment on the receiving time comprises:performing, by the receiving end, the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value, wherein the receiving time is a corresponding time at which the data frame carrying the packet is transmitted to the MAC sublayer.
- The WAN interface based packet reception method according to claim 1, before the step of performing, by the receiving end, the time synchronization adjustment on the receiving time according to the count difference between the first count value and the second count value, further comprising:acquiring, by the receiving end, the count difference between the first count value and the second count value (step 406), whereinthe step of the performing, by the receiving end, the time synchronization adjustment on the receiving time according to a count difference between the first count value and the second count value comprises:acquiring, by the receiving end, a time difference corresponding to the count difference (step 407); andperforming, by the receiving end, the time synchronization adjustment on the receiving time according to the time difference (step 408).
- A wide area network, WAN, interface based packet reception apparatus within the IEEE 1588V2 standard, wherein the reception apparatus is configured to perform any of the methods of claims 1 - 2.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310530556.7A CN104601497B (en) | 2013-10-31 | 2013-10-31 | 1588V2 message transmitting method and device based on wan interface |
PCT/CN2014/084054 WO2015062330A1 (en) | 2013-10-31 | 2014-08-11 | Method and apparatus for transmitting 1588v2 packet based on wan interface |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3054609A1 EP3054609A1 (en) | 2016-08-10 |
EP3054609A4 EP3054609A4 (en) | 2016-08-10 |
EP3054609B1 true EP3054609B1 (en) | 2019-01-09 |
Family
ID=53003277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP14859256.1A Active EP3054609B1 (en) | 2013-10-31 | 2014-08-11 | Method and apparatus for transmitting 1588v2 packet based on wan interface |
Country Status (4)
Country | Link |
---|---|
US (1) | US9985737B2 (en) |
EP (1) | EP3054609B1 (en) |
CN (1) | CN104601497B (en) |
WO (1) | WO2015062330A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4239914A4 (en) * | 2020-10-27 | 2024-10-02 | Zte Corp | Time calibration method, communication device, and computer readable medium |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114245411A (en) * | 2021-11-08 | 2022-03-25 | 深圳震有科技股份有限公司 | Method and device for testing message delay time, terminal equipment and storage medium |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1159888C (en) * | 1999-07-14 | 2004-07-28 | 信息产业部武汉邮电科学研究院 | Data transmission apparatus and method for transmitting data between physical layer side device and network layer device |
CN1246012A (en) | 1999-07-14 | 2000-03-01 | 邮电部武汉邮电科学研究院 | Adaptation method for making internet be compatible with synchronous digital system |
AU2001296248A1 (en) * | 2000-09-12 | 2002-03-26 | Innovative Communications Technologies, Inc. | Bit synchronizer and internetworking system and method |
US7266296B2 (en) * | 2003-06-11 | 2007-09-04 | Intel Corporation | Architecture and method for framing control and data bursts over 10 Gbit Ethernet with and without WAN interface sublayer support |
CN101009516B (en) * | 2006-01-26 | 2011-05-04 | 华为技术有限公司 | A method, system and device for data synchronization |
US8588209B2 (en) * | 2006-09-25 | 2013-11-19 | Futurewei Technologies, Inc. | Multi-network compatible data architecture |
CN101052045B (en) * | 2007-05-16 | 2010-06-02 | 中兴通讯股份有限公司 | Synchronous source identifier distributing method |
CN101123491B (en) * | 2007-09-21 | 2010-08-18 | 中兴通讯股份有限公司 | An implementation device and method for time synchronization of advanced telecom computer architecture |
CN101577600B (en) * | 2008-05-09 | 2013-04-24 | 华为技术有限公司 | Time synchronization method, system and optical network equipment for passive optical network system |
CN101378399B (en) | 2008-09-28 | 2012-04-04 | 华为技术有限公司 | service data mapping and demapping method and device |
US8902932B2 (en) * | 2008-10-02 | 2014-12-02 | Cortina Systems, Inc. | Systems and methods for a network device to update timing packets to reflect delay |
KR101658204B1 (en) * | 2010-12-17 | 2016-09-30 | 한국전자통신연구원 | Apparatus and method for estimating timestamp |
EP2506470B1 (en) * | 2011-03-29 | 2013-05-29 | Alcatel Lucent | Method, apparatus and system for time distribution in a telecommunications network |
US20130003757A1 (en) * | 2011-06-30 | 2013-01-03 | Harman International Industries, Incorporated | Syntonized communication system |
US8681772B2 (en) * | 2012-05-11 | 2014-03-25 | Vitesse Semiconductor Corporation | Timing synchronization for networks with radio links |
-
2013
- 2013-10-31 CN CN201310530556.7A patent/CN104601497B/en active Active
-
2014
- 2014-08-11 EP EP14859256.1A patent/EP3054609B1/en active Active
- 2014-08-11 WO PCT/CN2014/084054 patent/WO2015062330A1/en active Application Filing
-
2016
- 2016-04-29 US US15/142,050 patent/US9985737B2/en active Active
Non-Patent Citations (1)
Title |
---|
None * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4239914A4 (en) * | 2020-10-27 | 2024-10-02 | Zte Corp | Time calibration method, communication device, and computer readable medium |
Also Published As
Publication number | Publication date |
---|---|
EP3054609A1 (en) | 2016-08-10 |
US20160248530A1 (en) | 2016-08-25 |
US9985737B2 (en) | 2018-05-29 |
EP3054609A4 (en) | 2016-08-10 |
CN104601497A (en) | 2015-05-06 |
WO2015062330A1 (en) | 2015-05-07 |
CN104601497B (en) | 2019-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20120148248A1 (en) | Transport device and clock and time synchronization method thereof | |
US9106353B2 (en) | Time synchronization for network testing equipment | |
US9742514B2 (en) | Method, apparatus, and system for generating timestamp | |
EP2530860B1 (en) | A method and apparatus for transporting time related information in a packet switched network | |
EP2398188A1 (en) | Method of Remote Active Testing of a Device or Network | |
EP3664375B1 (en) | Packet processing method and network device | |
TWI552558B (en) | Media time based usb frame counter synchronization for wi-fi serial bus | |
EP3322255B1 (en) | Methods and network apparatus for receivingf cpri data stream via ethernet frames. | |
CN102843620B (en) | A kind of OTN Apparatus and method for realizing time synchronized and transmit | |
CN106921641B (en) | Method and device for transmitting message | |
US9961563B2 (en) | Small cell base station system, and related devices and data processing methods | |
CN101621464A (en) | Message processing method and message processing device | |
US20180124635A1 (en) | Frame start optimizing in telecommunications systems | |
EP3054609B1 (en) | Method and apparatus for transmitting 1588v2 packet based on wan interface | |
US10244524B2 (en) | Data transmission method, apparatus, and network system that supports CPRI data corresponding to multiple service flows to be exchanged | |
US9210674B2 (en) | Base station timing control using synchronous transport signals | |
CN112714490B (en) | Time delay calibration method, time delay calibration device, computer equipment and computer readable storage medium | |
JP6341869B2 (en) | Communication apparatus and communication system | |
EP3972179A1 (en) | Control word transmission method, apparatus, and computer readable storage medium | |
KR20150016735A (en) | Network synchronization system using centralized control plane | |
US10374735B2 (en) | Communication system, communication system control method, transmission device, and reception device | |
WO2023231428A1 (en) | Ipv4 packet encapsulation method, electronic device, and computer storage medium | |
US20090207858A1 (en) | Transmission method and reception method | |
WO2017026106A1 (en) | Data division unit, communication device, communication system, data division method, and storage medium having data division program stored therein | |
EP3255841B1 (en) | Packet processing method and apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20160503 |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20160713 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20180622 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
GRAL | Information related to payment of fee for publishing/printing deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR3 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTC | Intention to grant announced (deleted) | ||
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
INTG | Intention to grant announced |
Effective date: 20181119 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1088644 Country of ref document: AT Kind code of ref document: T Effective date: 20190115 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602014039763 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20190109 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1088644 Country of ref document: AT Kind code of ref document: T Effective date: 20190109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190509 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190409 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190409 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190509 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602014039763 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
26N | No opposition filed |
Effective date: 20191010 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20190811 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190811 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20190831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190811 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190811 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20140811 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190109 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20240702 Year of fee payment: 11 |