EP2952996A1 - A current sink stage for LDO - Google Patents

A current sink stage for LDO Download PDF

Info

Publication number
EP2952996A1
EP2952996A1 EP15150230.9A EP15150230A EP2952996A1 EP 2952996 A1 EP2952996 A1 EP 2952996A1 EP 15150230 A EP15150230 A EP 15150230A EP 2952996 A1 EP2952996 A1 EP 2952996A1
Authority
EP
European Patent Office
Prior art keywords
current
ldo
transistor
voltage
output voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP15150230.9A
Other languages
German (de)
French (fr)
Other versions
EP2952996B1 (en
Inventor
Bhattad Ambreesh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dialog Semiconductor UK Ltd
Original Assignee
Dialog Semiconductor GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dialog Semiconductor GmbH filed Critical Dialog Semiconductor GmbH
Priority to US14/592,015 priority Critical patent/US9547323B2/en
Publication of EP2952996A1 publication Critical patent/EP2952996A1/en
Application granted granted Critical
Publication of EP2952996B1 publication Critical patent/EP2952996B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/267—Current mirrors using both bipolar and field-effect technology

Definitions

  • the present document relates to DC-to-DC converters.
  • the present document relates to a current sink stage for low drop-out (LDO) regulators.
  • LDO low drop-out
  • LDOs are traditionally unidirectional power supplies i.e. they can either sink or source current.
  • a common way to reduce the dip in the output voltage is to increase the output decoupling capacitor which means a larger footprint on the very expensive PCB real estate especially in the case of handheld devices.
  • bi-directional push-pull LDOs may be a solution but they are very complex to compensate and require additional quiescent current.
  • the additional current eats into a very tight power budget for a PMIC in low power mode.
  • a current sink is implemented using either a comparator or an amplifier. Both have advantages and disadvantages.
  • An amplifier would regulate the voltage at the output by regulating the current it sinks depending on the current sourced into the output of LDO, but are difficult to compensate.
  • Comparators on the other hand don't require any compensation but may suffer from chattering and they don't regulate the output voltage if current pushed into the LDO output is less than the current sink capability of the comparator.
  • Fig. 1 prior art shows a simplified schematic of an implementation of an LDO with a current sink or over-voltage sink.
  • P1 is the pass device and A1 is an amplifier controlling the gate of P1 .
  • R2, R1 & Rprot form a feedback resistor divider network for regulating the output voltage.
  • C1 is an external decoupling capacitor.
  • the load is an external IC powered by the LDO
  • A2 and transistor N1 form an over-voltage sink.
  • A2 can be configured as a comparator or as an amplifier. Under normal operation Vov is lower than the reference voltage Vref and the gate of N1 is pulled to ground, so no current is sunk from the output. In an overvoltage condition, if the voltage at Vov is higher than or equal to Vref, the current sink is activated. The gate of N1 is driven by A2 to sink the current from output voltage VOUT .
  • A2 is configured as a comparator, the gate of N1 is driven either to supply or ground. If A2 along with N1 and capacitor C1 is configured as an amplifier, the gate of N1 is regulated depending on the difference between Vov and Vref
  • Fig. 2 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as a comparator and a current of 1 mA is sourced into the output of the LDO.
  • A2 is configured as a comparator and a current of 1 mA is sourced into the output of the LDO.
  • As the current sourced is lower than the sink capability of comparator we observe a 20mV of saw tooth at the output of LDO.
  • the gate of N1 swings between ground and supply voltage. If such an LDO has to power a sensitive analog chip, such a saw tooth response at the output is undesirable.
  • the output voltage when the sourced current is removed, raises nearly 35mV above the regulated target voltage and all the internal nodes of LDO are completely skewed at this point.
  • Fig. 3 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as an amplifier and a current of 1 mA is sourced into the output of the LDO.
  • A2 is configured as an amplifier and a current of 1 mA is sourced into the output of the LDO.
  • the output voltage of the LDO is regulated and the gate of N1 is regulated to sink 1 mA of current.
  • the output voltage, when the sourced current is removed, is nearly 10mV higher than the regulated target voltage and all the internal nodes of LDO are completely skewed at this point.
  • a principal object of the present disclosure is to achieve an LDO, wherein activation of current sink is independent of an overshoot in the regulated output voltage.
  • a further object of the disclosure is to achieve an LDO, wherein a current sink stage sinks a regulated amount of current.
  • the current is regulated as it is controlled by a feedback loop.
  • the current sunk by the circuit will be equal to the current sourced into the LDO, limited by maximum current sink capability.
  • a further object of the disclosure is to achieve an LDO that doesn't require any compensation for this current sink circuit.
  • a further object of the disclosure is to achieve an LDO regulating the output voltage to a defined output voltage if the current sourced into LDO is less than the maximum current sink capability of the current sink.
  • a further object of the disclosure is to achieve an LDO, wherein the dip in the output voltage is within a load transient specification for a series of randomly occurring load pulses that can skew the internal nodes of the LDO and any possibility of brown-out condition is avoided.
  • a Low Drop-Out voltage regulator (LDO) with a current sink circuitry wherein the activation of the current sink is independent of a percentage of an overshoot of the regulated output voltage has been achieved.
  • the LDO with current sink stage disclosed firstly comprises: an LDO comprising: a port for a VDD supply voltage, a port for output of the LDO, and a pass device, wherein a source of the pass device is connected to VDD supply voltage and a gate of the pass transistor is configured to be biased a threshold voltage below the VDD supply voltage of the pass device.
  • the LDO comprises an output voltage divider capable of providing a feedback voltage, which is proportional to the output voltage, and a differential amplifier, configured to comparing the feedback voltage with a reference voltage and to regulating a gate of the pass device depending on a difference between the feedback voltage and the reference voltage.
  • the LDO comprises a current sink circuitry comprising a sensing circuit configured to detecting an overshoot of the output voltage of the LDO and a circuit configured to sinking current from the output of the LDO in case of detection of said overshoot of the output voltage, wherein an activation of the circuit configured to sinking current is independent of a percentage of overshoot above a target value of the output voltage and current from the output of the LDO is sunk as long as an overshoot of the output voltage of the LDO exists.
  • a method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot comprises the steps of: (1) an LDO comprising a pass device, an output node, a circuitry capable of sensing proportionally an output voltage, a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage, (2) sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value, (3) sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage, and (4) activating the current sink stage in
  • the present disclosure relates to an LDO, wherein a dip in the output voltage of the LDO due to a random train of load transient is kept within a minimal load transient specification and any possibility of brown-out condition is avoided.
  • An overshoot of the output voltage occurs if the output voltage exceeds a range of the output voltage defined by a circuit specification.
  • Fig. 4 depicts a circuit of an LDO with a current sink stage 40 according to the present disclosure.
  • the circuit disclosed comprises a sensing circuit to detect an overvoltage condition and a circuit to sink the current from output.
  • Current source I1 and transistors Pa1, Pa2, Pa3, and Na1 are part of a sensing circuit to detect an overvoltage condition of the output voltage.
  • Current sources I1 and I2 and transistors Pa3, Na2 and Na3 are a part of current sink circuit.
  • sensing of an overshoot condition is performed from a different point than sensing the output voltage via resistive voltage divider R1 and R2 using feedback voltage Vfb, which is compared with the reference voltage Vref to generate the voltage Diffout.
  • Transistors Pa1, Pa2 and Na1 being a part of the over-shoot voltage sensing circuit, generate the potential "vcas" to bias the gate of transistor Pa3.
  • Transistors Pa1 and Pa2 are sized such that transistor Pa3 would conduct only when Vgate voltage is less than VDD_PASS minus threshold voltage Vth P8 .
  • Transistors Pa1, Pa2, P8 and P9 are of the same type, and are matched.
  • I1 is a current source used to bias transistor N4 under no load condition due to a very large ratio between transistors P3 and pass device P9.
  • transistor Pa3 is OFF as the voltage difference Vgate - vcas is less than threshold voltage for Pa3 .
  • node Fst1 is pulled low to turn off transistor N4 .
  • Current source I1 tries to pull the voltage Vgate to VDD_PASS.
  • Transistor Na2 and Na3 form a current mirror.
  • Transistor Na3 starts to sink current from VOUT.
  • Transistor P7 is a current source load for N3 .
  • Capacitor C1 is a Miller capacitor to increase stability of the LDO. As shown in Fig. 4 Vout is connected to the drain of Na3. The gates of N1 and N2 are connected to the gate of device Na1 .
  • the current from current source I1 and a ratio between transistors Na3 and Na2 define the maximum current that can be sunk from VOUT .
  • the internal nodes of the LDO start to return to their normal operating condition and eventually Pa3 is switched off.
  • Na3 sinks current from the output node VOUT the external capacitor Cout at the LDO output "VOUT" is discharged.
  • the output voltage VOUT is gradually reduced to correct the regulating voltage. As voltage VOUT reduces, so does feedback voltage Vfb and the current in the two branches to the differential amplifier Amp is balanced. This results in restoring the correct voltage at Diffout.
  • Current source I2 is much smaller compared to current source I1 .
  • Current source I2 could alternatively be replaced by a large resistor or a MOS transistor operating as a resistor.
  • the activation of the current sink is independent of the percentage of overshoot of the regulated output voltage.
  • the amount of current sunk is regulated
  • the circuit of Fig. 4 regulates the output voltage to programmed output voltage if the current sourced into the LDO is less than the current sink capability.
  • transistor P9 supplies current in case the output voltage is lower than a target voltage.
  • the current sink loop is stabilized by an external capacitor Cout at VOUT.
  • N1, N2 and Na1 also form a current mirror.
  • the current generated by current source Bias is the current that when it flows into diode connected transistor P1 is mirrored into transistors P2 and P3 depending on the mirror ration between P1, P2, and P3.
  • Na1 is always conducting. Na1 acts as a current source to help generate the voltage Vcas, to determine when device Pa3 conducts. Pa3 turns on when Vgate > Vcas plus a threshold voltage.
  • the current mirrored from P1 to P2 flows into diode connected transistor N1 and sets the voltage " nbias " .
  • Fig. 5 exhibits the response of the LDO with the current sink circuit disclosed, shown in Fig. 4 , for 1mA of current sourced into output of LDO.
  • the current sink disclosed regulates the voltage of the LDO at the required voltage of 3.3 V with a very small and short voltage jump of 60 mV with a duration of about 0.08 milliseconds, when 1 ma of current is pushed into the LDO.
  • Fig. 6 shows the response of a 300mA LDO using the prior art current sink implementation shown in Fig. 1 to a load transient from 0mA to 300mA in 1 us.
  • Fig. 6 shows from top down the Vgate voltage, the voltage at FST1, DiffOut voltage, the output voltage VOUT, and the load current.
  • a release of load results in complete skewing of the internal nodes of the LDO, the gate of pass device is pulled to supply, the potential at node Fst1 is pulled to ground.
  • An output voltage dip of 118mV is caused by a load transient of 300 mA independent of the amplifier or comparator configuration of A2 in Fig. 1 .
  • A1 of Fig. 1 is the LDO circuit of Fig. 4 , minus the sub-circuit containing devices PA1, PA2, PA3, NA1, NA2, NA3 and 12.
  • Fig. 7 shows the response of 300mA LDO, using the current sink of the implementation disclosed, to a load transient from 0mA to 300mA in 1 us.
  • Fig. 7 shows from top down the Vgate voltage, the voltage at FST1, DiffOut voltage, the output voltage Vout, and the load current.
  • Fig. 8 shows a comparison between the circuit of Fig. 1 prior art and the circuit of Fig. 4 disclosed using a novel current sink for full scale load transient.
  • Fig. 8 compares the output of the LDOs shown in Fig.1 prior art and in Fig. 4 along with the potential at internal nodes between two events of full scale load transient. Trace 88 shows the load current of the full scale load event.
  • Traces 80 and 81 show the voltage Vgate
  • trace 80 shows the trace of the prior art current sink
  • trace 81 shows the trace of the current sink disclosed.
  • Traces 82 and 83 show the voltage FST1
  • trace 82 shows the trace of the prior art current sink
  • trace 83 shows the trace of the current sink disclosed.
  • Traces 84 and 85 show the voltage Diffout
  • trace 84 shows the trace of the prior art current sink
  • trace 85 shows the trace of the current sink disclosed.
  • Traces 86 and 87 show the output voltage Vout
  • trace 86 shows the trace of the prior art current sink
  • trace 87 shows the trace of the current sink disclosed.
  • a main point of the current sink disclosed is that the output Diffout of the differential amplifier remains relatively constant in case of the randomly occurring full scale load transient.
  • node Fst1 is pulled low to turn off transistor N4.
  • Current source 11 tries to pull the voltage Vgate to VDD_PASS.
  • the potential difference between Vgate and vcas gets higher than threshold voltage of Pa3 , the current I1 starts to flow from transistor Pa3 to transistor Na2.
  • Transistors Na2 and Na3 form a current mirror. Transistor Na3 starts to sink current from VOUT .
  • Trace 87 shows an important advantage of the present disclosure, namely the dip of the output voltage is much smaller than the dip of the prior art. This may be of special importance in case the LDO is supplying a chip and a voltage dip such as with prior art is beyond an acceptable voltage swing of the chip. Such a situation would cause a brown-out of the chip which is unacceptable.
  • Fig. 9 illustrates a flowchart of a method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot.
  • a first step 90 describes the provision of an LDO comprising a pass device, a circuitry capable of sensing proportionally an output voltage, a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage.
  • Step 91 shows sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value.
  • Step 92 illustrates sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage.
  • the final step 93 depicts in case an output voltage overshoot has been detected in order to sinking current from the output node until the output voltage overshoot condition is remediated, wherein the activation of the current sink stage is independent of the percentage of the output voltage overshoot.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Abstract

An LDO circuit with a current sink stage reduces significantly overshooting of the output voltage due to sudden changes of output current. The activation of the current sink stage is independent of the overshoot percentage of the regulated output voltage. The disclosure doesn't require large output capacitors to avoid the possibility of brownouts of chips supplied by the LDO.

Description

    Technical Field
  • The present document relates to DC-to-DC converters. In particular, the present document relates to a current sink stage for low drop-out (LDO) regulators.
    • Background Art
  • LDOs are traditionally unidirectional power supplies i.e. they can either sink or source current.
  • In case of an LDO sourcing current there is either no sink capability or very small current sink capability, which would be triggered only if the voltage at output overshoots a certain percentage more than the expected regulated voltage. The voltage at the output of LDO can overshoot in an event of sudden removal of load.
  • If the voltage at output overshoots but is within the specified tolerance the current sink would usually not be enabled. This results in skewing of the potential at internal nodes of the LDO and slower response to a load transient (sudden requirement of current by the load), a slower response translating to a larger dip in the regulated output voltage, which may generate a brown-out condition for the chip being powered by LDO, this is especially true for ICs requiring low voltages
  • A common way to reduce the dip in the output voltage is to increase the output decoupling capacitor which means a larger footprint on the very expensive PCB real estate especially in the case of handheld devices.
  • Current sinks are also needed to avoid back powering of the battery if current is pushed into the output of LDO by some source external to a PMIC.
  • Using bi-directional push-pull LDOs may be a solution but they are very complex to compensate and require additional quiescent current. The additional current eats into a very tight power budget for a PMIC in low power mode.
  • A current sink is implemented using either a comparator or an amplifier. Both have advantages and disadvantages. An amplifier would regulate the voltage at the output by regulating the current it sinks depending on the current sourced into the output of LDO, but are difficult to compensate. Comparators on the other hand don't require any compensation but may suffer from chattering and they don't regulate the output voltage if current pushed into the LDO output is less than the current sink capability of the comparator.
  • Fig. 1 prior art shows a simplified schematic of an implementation of an LDO with a current sink or over-voltage sink.
  • P1 is the pass device and A1 is an amplifier controlling the gate of P1. R2, R1 & Rprot form a feedback resistor divider network for regulating the output voltage. C1 is an external decoupling capacitor. The load is an external IC powered by the LDO
  • A2 and transistor N1 form an over-voltage sink. A2 can be configured as a comparator or as an amplifier. Under normal operation Vov is lower than the reference voltage Vref and the gate of N1 is pulled to ground, so no current is sunk from the output. In an overvoltage condition, if the voltage at Vov is higher than or equal to Vref, the current sink is activated. The gate of N1 is driven by A2 to sink the current from output voltage VOUT.
  • If A2 is configured as a comparator, the gate of N1 is driven either to supply or ground. If A2 along with N1 and capacitor C1 is configured as an amplifier, the gate of N1 is regulated depending on the difference between Vov and Vref
  • Fig. 2 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as a comparator and a current of 1 mA is sourced into the output of the LDO. As the current sourced is lower than the sink capability of comparator we observe a 20mV of saw tooth at the output of LDO. The gate of N1 swings between ground and supply voltage. If such an LDO has to power a sensitive analog chip, such a saw tooth response at the output is undesirable. The output voltage, when the sourced current is removed, raises nearly 35mV above the regulated target voltage and all the internal nodes of LDO are completely skewed at this point.
  • Fig. 3 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as an amplifier and a current of 1 mA is sourced into the output of the LDO. As Fig. 3 shows, the output voltage of the LDO is regulated and the gate of N1 is regulated to sink 1 mA of current. The output voltage, when the sourced current is removed, is nearly 10mV higher than the regulated target voltage and all the internal nodes of LDO are completely skewed at this point.
  • It is a challenge for designers of LDOs to achieve LDOs, wherein activation of current sink is independent of the percentage overshoot above the regulated output voltage, that regulate the output voltage to a defined output voltage if the current sourced into LDO is less than the current sink capability, wherein a dip in the output voltage is within a minimal load transient specification, any possibility of brown-out condition is avoided, and which don't require larger capacitors at the output to avoid a possibility of brown-out condition.
  • Solutions are desired to avoid the drawbacks mentioned above.
    • Summary of the Invention
  • A principal object of the present disclosure is to achieve an LDO, wherein activation of current sink is independent of an overshoot in the regulated output voltage.
  • A further object of the disclosure is to achieve an LDO, wherein a current sink stage sinks a regulated amount of current. The current is regulated as it is controlled by a feedback loop. The current sunk by the circuit will be equal to the current sourced into the LDO, limited by maximum current sink capability.
  • A further object of the disclosure is to achieve an LDO that doesn't require any compensation for this current sink circuit.
  • A further object of the disclosure is to achieve an LDO regulating the output voltage to a defined output voltage if the current sourced into LDO is less than the maximum current sink capability of the current sink.
  • A further object of the disclosure is to achieve an LDO, wherein the dip in the output voltage is within a load transient specification for a series of randomly occurring load pulses that can skew the internal nodes of the LDO and any possibility of brown-out condition is avoided.
  • In accordance to the objects of the disclosure a Low Drop-Out voltage regulator (LDO) with a current sink circuitry, wherein the activation of the current sink is independent of a percentage of an overshoot of the regulated output voltage has been achieved. The LDO with current sink stage disclosed firstly comprises: an LDO comprising: a port for a VDD supply voltage, a port for output of the LDO, and a pass device, wherein a source of the pass device is connected to VDD supply voltage and a gate of the pass transistor is configured to be biased a threshold voltage below the VDD supply voltage of the pass device. Furthermore the LDO comprises an output voltage divider capable of providing a feedback voltage, which is proportional to the output voltage, and a differential amplifier, configured to comparing the feedback voltage with a reference voltage and to regulating a gate of the pass device depending on a difference between the feedback voltage and the reference voltage. Moreover the LDO comprises a current sink circuitry comprising a sensing circuit configured to detecting an overshoot of the output voltage of the LDO and a circuit configured to sinking current from the output of the LDO in case of detection of said overshoot of the output voltage, wherein an activation of the circuit configured to sinking current is independent of a percentage of overshoot above a target value of the output voltage and current from the output of the LDO is sunk as long as an overshoot of the output voltage of the LDO exists.
  • In accordance to the objects of the disclosure a method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot has been disclosed. The method disclosed comprises the steps of: (1) an LDO comprising a pass device, an output node, a circuitry capable of sensing proportionally an output voltage, a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage, (2) sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value, (3) sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage, and (4) activating the current sink stage in case an output voltage overshoot has been detected in order to sinking current from the output node until the output voltage overshoot condition is remediated, wherein the activation of the current sink stage is independent of the percentage of the output voltage overshoot.
    • Description of the drawings
  • The invention is explained below in an exemplary manner with reference to the accompanying drawings, wherein
    • Fig. 1 prior art shows a simplified schematic of an implementation an LDO with a current sink or over-voltage sink.
    • Fig. 2 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as a comparator and wherein 1 mA of current is sourced into the output of the LDO.
    • Fig. 3 prior art shows a plot of a response of the LDO of Fig. 1 , wherein A2 is configured as an amplifier and wherein 1mA of current is sourced into the output of the LDO.
    • Fig. 4 depicts a circuit of an LDO with a current sink stage according to the present disclosure.
    • Fig. 5 exhibits the response of the LDO with the current sink circuit disclosed, shown in Fig. 4 , for 1mA of current sourced into output of LDO (load current).
    • Fig. 6 shows the response of a 300mA LDO using the prior art current sink implementation shown in Fig. 1 to a load transient from 0mA to 300mA in 1 us.
    • Fig. 7 shows the response of 300mA LDO using the current sink implementation disclosed to a load transient from 0mA to 300mA in 1 us.
    • Fig. 8 shows a comparison between the circuit of Fig. 1 prior art and the circuit disclosed of Fig. 4 using a novel current sink for full scale load transient.
    • Fig. 9 illustrates a flowchart of a method to activate a current sink of an LDO independent of a percentage of overshoot of the output voltage of the LDO.
    Description of the preferred embodiments
  • The present disclosure relates to an LDO, wherein a dip in the output voltage of the LDO due to a random train of load transient is kept within a minimal load transient specification and any possibility of brown-out condition is avoided. An overshoot of the output voltage occurs if the output voltage exceeds a range of the output voltage defined by a circuit specification.
  • Fig. 4 depicts a circuit of an LDO with a current sink stage 40 according to the present disclosure. The circuit disclosed comprises a sensing circuit to detect an overvoltage condition and a circuit to sink the current from output.
  • Current source I1 and transistors Pa1, Pa2, Pa3, and Na1 are part of a sensing circuit to detect an overvoltage condition of the output voltage. Current sources I1 and I2 and transistors Pa3, Na2 and Na3 are a part of current sink circuit.
  • It should be noted that sensing of an overshoot condition is performed from a different point than sensing the output voltage via resistive voltage divider R1 and R2 using feedback voltage Vfb, which is compared with the reference voltage Vref to generate the voltage Diffout.
  • It should be noted that the sensing of the overshoot condition of the output voltage is not proportional to the output voltage, since this circuit does not use a resistor divider tap as shown in Fig. 1 to sense an overvoltage condition.
  • Transistors Pa1, Pa2 and Na1, being a part of the over-shoot voltage sensing circuit, generate the potential "vcas" to bias the gate of transistor Pa3. Transistors Pa1 and Pa2 are sized such that transistor Pa3 would conduct only when Vgate voltage is less than VDD_PASS minus threshold voltage VthP8. Transistors Pa1, Pa2, P8 and P9 are of the same type, and are matched.
  • I1 is a current source used to bias transistor N4 under no load condition due to a very large ratio between transistors P3 and pass device P9. Under normal operating condition transistor Pa3 is OFF as the voltage difference Vgate - vcas is less than threshold voltage for Pa3.
  • Current source I2 makes sure than in normal operating condition, if there is any leakage from Pa3 to VSINK, the potential at gate of Na3 is pulled to ground.
  • In an event of overvoltage of feedback voltage Vfb being higher than reference voltage Vref causing potential at Diffout to increase, node Fst1 is pulled low to turn off transistor N4. Current source I1 tries to pull the voltage Vgate to VDD_PASS.
  • As the potential difference between Vgate and vcas gets higher than threshold voltage of Pa3, the current I1 starts to flow from transistor Pa3 to transistor Na2. Transistors Na2 and Na3 form a current mirror. Transistor Na3 starts to sink current from VOUT. Transistor P7 is a current source load for N3. Capacitor C1 is a Miller capacitor to increase stability of the LDO. As shown in Fig. 4 Vout is connected to the drain of Na3. The gates of N1 and N2 are connected to the gate of device Na1.
  • The current from current source I1 and a ratio between transistors Na3 and Na2 define the maximum current that can be sunk from VOUT. Once the potential at VOUT starts to decrease, the internal nodes of the LDO start to return to their normal operating condition and eventually Pa3 is switched off. As Na3 sinks current from the output node VOUT, the external capacitor Cout at the LDO output "VOUT" is discharged. The output voltage VOUT is gradually reduced to correct the regulating voltage. As voltage VOUT reduces, so does feedback voltage Vfb and the current in the two branches to the differential amplifier Amp is balanced. This results in restoring the correct voltage at Diffout. As the voltage at Diffout is restored, the voltage at node Fst1 raises and voltage Vgate is restored to a threshold voltage below VDD_PASS. As this results in the gate-source voltage across transistor Pa3 to be less than the PMOS threshold voltage and transistor pa3 is turned off.
  • Current source I2 is much smaller compared to current source I1. Current source I2 could alternatively be replaced by a large resistor or a MOS transistor operating as a resistor.
  • It has to be noted that the activation of the current sink is independent of the percentage of overshoot of the regulated output voltage. The amount of current sunk is regulated The circuit of Fig. 4 regulates the output voltage to programmed output voltage if the current sourced into the LDO is less than the current sink capability. Per normal LDO operation, transistor P9 supplies current in case the output voltage is lower than a target voltage. The current sink loop is stabilized by an external capacitor Cout at VOUT.
  • Devices P1, P2 and P3 form a current mirror. Similarly N1, N2 and Na1 also form a current mirror. The current generated by current source Bias is the current that when it flows into diode connected transistor P1 is mirrored into transistors P2 and P3 depending on the mirror ration between P1, P2, and P3.
  • Device Na1 is always conducting. Na1 acts as a current source to help generate the voltage Vcas, to determine when device Pa3 conducts. Pa3 turns on when Vgate > Vcas plus a threshold voltage.
  • The current mirrored from P1 to P2 flows into diode connected transistor N1 and sets the voltage "nbias".
  • Fig. 5 exhibits the response of the LDO with the current sink circuit disclosed, shown in Fig. 4 , for 1mA of current sourced into output of LDO. As it can be observed the current sink disclosed regulates the voltage of the LDO at the required voltage of 3.3 V with a very small and short voltage jump of 60 mV with a duration of about 0.08 milliseconds, when 1 ma of current is pushed into the LDO.
  • Fig. 6 shows the response of a 300mA LDO using the prior art current sink implementation shown in Fig. 1 to a load transient from 0mA to 300mA in 1 us.
  • Fig. 6 shows from top down the Vgate voltage, the voltage at FST1, DiffOut voltage, the output voltage VOUT, and the load current. As it can be seen a release of load results in complete skewing of the internal nodes of the LDO, the gate of pass device is pulled to supply, the potential at node Fst1 is pulled to ground. An output voltage dip of 118mV is caused by a load transient of 300 mA independent of the amplifier or comparator configuration of A2 in Fig. 1 . A1 of Fig. 1 is the LDO circuit of Fig. 4 , minus the sub-circuit containing devices PA1, PA2, PA3, NA1, NA2, NA3 and 12.
  • Fig. 7 shows the response of 300mA LDO, using the current sink of the implementation disclosed, to a load transient from 0mA to 300mA in 1 us.
  • Fig. 7 shows from top down the Vgate voltage, the voltage at FST1, DiffOut voltage, the output voltage Vout, and the load current. As it can be seen a release of the load current does not result in skewing of the internal nodes of the LDO, the gate Vgate of pass device is biased a threshold voltage below the supply, the potential at node Fst1 is same as its normal operating point of 550mV. The resulting load transient dip is 37mV only.
  • Fig. 8 shows a comparison between the circuit of Fig. 1 prior art and the circuit of Fig. 4 disclosed using a novel current sink for full scale load transient.
  • Fig. 8 compares the output of the LDOs shown in Fig.1 prior art and in Fig. 4 along with the potential at internal nodes between two events of full scale load transient. Trace 88 shows the load current of the full scale load event.
  • Traces 80 and 81 show the voltage Vgate, trace 80 shows the trace of the prior art current sink, trace 81 shows the trace of the current sink disclosed. Traces 82 and 83 show the voltage FST1, trace 82 shows the trace of the prior art current sink, trace 83 shows the trace of the current sink disclosed. Traces 84 and 85 show the voltage Diffout, trace 84 shows the trace of the prior art current sink, trace 85 shows the trace of the current sink disclosed. Traces 86 and 87 show the output voltage Vout, trace 86 shows the trace of the prior art current sink, trace 87 shows the trace of the current sink disclosed. As it obvious that the novel current sink circuit disclosed has far better response compared to the old circuit.
  • Referring also the Fig. 4 , it should be noted that a main point of the current sink disclosed is that the output Diffout of the differential amplifier remains relatively constant in case of the randomly occurring full scale load transient. In an event of overvoltage of feedback voltage Vfb being higher than reference voltage Vref causing potential at Diffout to slightly increase and turning on transistor N3, node Fst1 is pulled low to turn off transistor N4. Current source 11 tries to pull the voltage Vgate to VDD_PASS. As the potential difference between Vgate and vcas gets higher than threshold voltage of Pa3, the current I1 starts to flow from transistor Pa3 to transistor Na2. Transistors Na2 and Na3 form a current mirror. Transistor Na3 starts to sink current from VOUT. Once the potential at VOUT starts to decrease, the internal nodes of the LDO start to return to their normal operating condition and eventually Pa3 is switched off. It should be understood that the regulation process of the output voltage using the current sink is performed during a fraction of a millisecond as shown in trace 85.
  • Trace 87 shows an important advantage of the present disclosure, namely the dip of the output voltage is much smaller than the dip of the prior art. This may be of special importance in case the LDO is supplying a chip and a voltage dip such as with prior art is beyond an acceptable voltage swing of the chip. Such a situation would cause a brown-out of the chip which is unacceptable.
  • Fig. 9 illustrates a flowchart of a method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot. A first step 90 describes the provision of an LDO comprising a pass device, a circuitry capable of sensing proportionally an output voltage, a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage. Step 91 shows sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value. Step 92 illustrates sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage. The final step 93 depicts in case an output voltage overshoot has been detected in order to sinking current from the output node until the output voltage overshoot condition is remediated, wherein the activation of the current sink stage is independent of the percentage of the output voltage overshoot.

Claims (17)

  1. A Low drop-out voltage regulator (LDO) with a current sink circuitry wherein the activation of the current sink is independent of a percentage of an overshoot of the regulated output voltage comprising:
    - an LDO comprising:
    - a port for a VDD supply voltage;
    - a port for output of the LDO;
    - a pass device, wherein a source of the pass device is connected to VDD supply voltage and a gate of the pass transistor is configured to be biased a threshold voltage below the VDD supply voltage of the pass device;
    - an output voltage divider capable of providing a feedback voltage, which is proportional to the output voltage; and
    - a differential amplifier, configured to comparing the feedback voltage with a reference voltage and to regulating a gate of the pass device depending on a difference between the feedback voltage and the reference voltage;
    - a current sink circuitry comprising:
    - a sensing circuit configured to detecting an overshoot of the output voltage of the LDO; and
    - a circuit configured to sinking current from the output of the LDO in case of detection of said overshoot of the output voltage, wherein an activation of the circuit configured to sinking current is independent of a percentage of overshoot above a target value of the output voltage and current from the output of the LDO is sunk as long as an overshoot of the output voltage of the LDO exists.
  2. The LDO of claim 1, wherein the current sink circuitry is capable of switching a current sensing transistor to current sinking mode when a voltage potential at its source is lower than the VDD supply voltage VDD minus a threshold voltage of a transistor connected in current mirror mode to the pass device and a voltage potential of a gate of a current sinking transistor is set to conduction mode by transistors of the sensing circuit configured to detecting an overshoot of the output voltage.
  3. The LDO of claim 2, wherein the sensing circuit comprises
    - a first current source wherein a first terminal of the current source is connected to VDD supply voltage and a second terminal of the current source is connected to the gate of the pass device, to a gate and drain of a transistor connected in current mirror mode to the pass device, to a drain of a first NMOS transistor, and to a gate and source of a third current sensing transistor;
    - a first PMOS current sensing transistor having a source connected to VDD supply voltage and a gate and a drain connected to a source of a second PMOS current sensing transistor;
    - said second PMOS current sensing transistor having a gate connected to the gate of the third current sensing transistor and having the gate and a drain connected to the drain of a NMOS current sensing transistor;
    - said third PMOS current sensing transistor said third current sensing transistor, and its drain is connected to a drain and a gate of a transistor of the current sink circuit; and
    - said first NMOS transistor having a source connected to ground, wherein its gate is biased via a bias current source.
  4. A method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot, comprising the steps of:
    (1) an LDO comprising a pass device, an output node, a circuitry capable of sensing proportionally an output voltage and a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage;
    (2) sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value;
    (3) sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage; and
    (4) activating the current sink stage in case an output voltage overshoot has been detected in order to sinking current from the output node until the output voltage overshoot condition is remediated, wherein the activation of the current sink stage is independent of the percentage of the output voltage overshoot.
  5. A Low drop-out voltage regulator (LDO) with a current sink circuitry, wherein the activation of the current sink is independent of a percentage of an overshoot of the regulated output voltage comprising:
    - an LDO comprising:
    - a port for a VDD supply voltage;
    - a port for output of the LDO;
    - a pass device, wherein a source of the pass device is connected to VDD supply voltage and a gate of the pass transistor is configured to be biased a threshold voltage below the VDD supply voltage of the pass device;
    - an output voltage divider capable of providing a feedback voltage, which is proportional to the output voltage; and
    - a differential amplifier, configured to comparing the feedback voltage with a reference voltage and an output of the differential amplifier is configured to be used to regulating the gate of the pass device depending on a difference between the feedback voltage and the reference voltage;
    - a current sink stage circuitry comprising:
    - a sensing circuit configured to detecting an overshoot of the output voltage of the LDO; and
    - a circuit configured to sinking current from the output of the LDO in case of detection of said overshoot of the output voltage, wherein an activation of the circuit configured to sinking current is independent of a percentage of overshoot above a target value of the output voltage and current from the output of the LDO is sunk as long as an overshoot of the output voltage of the LDO exists.
  6. The LDO of claim 1 or 5, wherein an amount of current sunk is regulated.
  7. The LDO of claim 5, wherein the sensing circuit is capable of detecting an overshoot condition of the output voltage of the LDO when a voltage potential at a source of a third transistor of the current sensing circuit is lower than the VDD supply voltage minus a threshold voltage of the pass device and consequently switching the third current sensing transistor to current sinking mode and thus a voltage potential of a gate of the first current sinking transistor is set to conduction mode thereby sinking current from the output of the LDO.
  8. The LDO of claim 7, wherein said sensing circuit comprises:
    - a first current source, wherein a first terminal of the current source is connected to the VDD supply voltage and a second terminal of the current source is connected to the gate of the pass device and to a source of the third current sensing transistor;
    - said third current sensing transistor, wherein its gate is connected to a gate of a second current sensing transistor and to the drain of the second current sensing transistor and its drain is connected to a drain and a gate of a second transistor of the current sink circuit;
    - said second current sensing transistor, wherein its source is connected to a drain and to a gate of a first current sensing transistor and a drain is connected to a drain of a fourth current sensing transistor;
    - said first current sensing transistor wherein a source is connected to the VDD supply voltage; and
    - said fourth current sensing transistor, wherein a source is connected to ground and a gate is connected to gates of a first transistor and a second transistor of the LDO.
  9. The LDO of claim 8, wherein said circuit configured to sinking current comprises:
    - said second transistor of the current sink circuit, wherein its source of the second transistor is connected to ground and its gate is connected to a gate of a first transistor of the current sink circuit;
    - said first transistor of the current sink circuit wherein its source is connected to ground and its drain is connected to the output port of the LDO; and
    - a means to ensure that, if no voltage overshoot condition exists, if there is any leakage from said third current sensing transistor to the drain and gate of said second transistor of the current sink circuit, the potential of the gates of said first transistor and second transistor is pulled to ground.
  10. The LDO of claim 9, wherein said means to ensure that, if no voltage overshoot condition exists, if there is any leakage from said third current sensing transistor to the drain and gate of said second transistor of the current sink circuit, the potential of the gates of said first transistor and second transistor is pulled to ground is either:
    - a current source connected between the drain of the second transistor of the current sink circuit and ground; or
    a resistor connected between the drain of the second transistor of the current sink circuit and ground; or a transistor operating as resistor, connected between the drain of the second transistor of the current sink circuit and ground.
  11. The LDO of claim 9, wherein a current from the first current source and a ratio between the first and the second transistor of the current sink circuit define the maximum current that can be sunk from the output of the LDO.
  12. The LDO of claim 5, wherein an eighth transistor is connected in a current mirror configuration to the pass device, wherein the eighth transistor is matched and of the same type as the pass device, and wherein a source of the eighth transistor is connected to the VDD supply voltage, a gate of the eighth transistor is connected to the gate of the pass device, to a drain of the eighth transistor, and to a source of a third transistor of the sensing circuit configured to detecting an overshoot of the output voltage of the LDO.
  13. The LDO of claim 5, wherein the current sunk by the circuit is be equal to the current sourced into the LDO, limited by maximum current sink capability.
  14. A method to achieve an LDO with a current sink stage, wherein activation of the current sink is independent of a percentage of an output voltage overshoot, comprising the steps of:
    (1) an LDO comprising a pass device, an output node, a circuitry capable of sensing proportionally an output voltage and a circuitry capable of detecting an overshoot of the output voltage of the LDO, and a current sink stage;
    (2) sensing the output voltage of the LDO, generating a feedback voltage, which is proportional to the output voltage, comparing the feedback voltage to a reference voltage, and regulating a gate of the pass device in order to keep the output voltage on a target value;
    (3) sensing the output voltage of the LDO in order to detect an output voltage overshoot, wherein a result of the sensing to detect an output voltage overshoot is not proportional to the output voltage and is independent of the sensing of the output voltage in order to generate the feedback voltage; and
    (4) activating the current sink stage in case an output voltage overshoot has been detected in order to sinking current from the output node until the output voltage overshoot condition is remediated, wherein the activation of the current sink stage is independent of the percentage of the output voltage overshoot.
  15. The method of claim 4 or 14, wherein the amount of current sunk is regulated.
  16. The method of claim 14, wherein the current sink regulation is stabilized by a capacitor connected between the output of the LDO and ground.
  17. The method of claim 14, wherein an output voltage overshoot is detected when a voltage potential at a source of a transistor of the current sensing circuit is lower than the VDD supply voltage minus a threshold voltage of the pass device and consequently switching the third current sensing transistor to current sinking mode and thus a voltage potential of a gate of the first current sinking transistor is set to conduction mode thereby activating sinking current from the output of the LDO.
EP15150230.9A 2014-06-02 2015-01-06 A current sink stage for LDO Active EP2952996B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/592,015 US9547323B2 (en) 2014-06-02 2015-01-08 Current sink stage for LDO

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US201462006570P 2014-06-02 2014-06-02

Publications (2)

Publication Number Publication Date
EP2952996A1 true EP2952996A1 (en) 2015-12-09
EP2952996B1 EP2952996B1 (en) 2019-03-13

Family

ID=52338985

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15150230.9A Active EP2952996B1 (en) 2014-06-02 2015-01-06 A current sink stage for LDO

Country Status (2)

Country Link
US (1) US9547323B2 (en)
EP (1) EP2952996B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102019202853B3 (en) 2019-03-01 2020-06-18 Dialog Semiconductor (Uk) Limited Linear voltage regulator and method for voltage regulation
DE102019204594B3 (en) 2019-04-01 2020-06-25 Dialog Semiconductor (Uk) Limited INDIRECT LEAK COMPENSATION FOR MULTI-STAGE AMPLIFIERS
CN111796619A (en) * 2020-06-28 2020-10-20 同济大学 Circuit for preventing output voltage of low dropout linear regulator from overshooting

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9853533B2 (en) * 2013-04-25 2017-12-26 Infineon Technologies Austria Ag Circuit arrangement and method for reproducing a current
US9886044B2 (en) * 2015-08-07 2018-02-06 Mediatek Inc. Dynamic current sink for stabilizing low dropout linear regulator (LDO)
DE102015216928B4 (en) * 2015-09-03 2021-11-04 Dialog Semiconductor (Uk) Limited Overvoltage clamp controller and procedures
US9893757B2 (en) * 2016-02-11 2018-02-13 Texas Instruments Incorporated Pulse-shaping LDO provides first and second slew-rate increases in amplitude
US9846445B2 (en) * 2016-04-21 2017-12-19 Nxp Usa, Inc. Voltage supply regulator with overshoot protection
US10411692B2 (en) 2016-11-23 2019-09-10 Alpha And Omega Semiconductor Incorporated Active clamp overvoltage protection for switching power device
US10477626B2 (en) * 2016-11-23 2019-11-12 Alpha And Omega Semiconductor (Cayman) Ltd. Hard switching disable for switching power device
CN108631617B (en) * 2017-03-20 2020-06-16 万国半导体(开曼)股份有限公司 Hard switch disabling for switching power supply devices
US10476494B2 (en) 2017-03-20 2019-11-12 Alpha And Omega Semiconductor (Cayman) Ltd. Intelligent power modules for resonant converters
EP3514654B1 (en) 2018-01-19 2020-09-30 Socionext Inc. Voltage regulator circuitry
KR102452619B1 (en) 2018-07-04 2022-10-07 삼성전자주식회사 Integrated circuit with adaptability to pvt variation
KR102188844B1 (en) * 2019-05-31 2020-12-09 한양대학교 에리카산학협력단 Low dropout regulator with improved transient response
US10866607B1 (en) 2019-12-17 2020-12-15 Analog Devices International Unlimited Company Voltage regulator circuit with correction loop
CN111522380A (en) * 2020-03-18 2020-08-11 无锡艾为集成电路技术有限公司 Linear voltage stabilizing circuit, static power consumption reduction method thereof and power management chip
DE102020129614B3 (en) * 2020-11-10 2021-11-11 Infineon Technologies Ag Voltage regulation circuit and method of operating a voltage regulation circuit
US11561563B2 (en) * 2020-12-11 2023-01-24 Skyworks Solutions, Inc. Supply-glitch-tolerant regulator
CN112489711B (en) * 2020-12-30 2021-11-12 芯天下技术股份有限公司 Circuit for relieving insufficient driving capability at moment of chip active mode starting
CN113377144A (en) * 2021-05-25 2021-09-10 江苏万邦微电子有限公司 Linear voltage regulator circuit without overshoot voltage at output end
US20230198394A1 (en) * 2021-12-17 2023-06-22 Qualcomm Incorporated Nonlinear current mirror for fast transient and low power regulator
CN116088632A (en) * 2022-09-05 2023-05-09 夏芯微电子(上海)有限公司 LDO circuit, chip and terminal equipment

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6333623B1 (en) * 2000-10-30 2001-12-25 Texas Instruments Incorporated Complementary follower output stage circuitry and method for low dropout voltage regulator
US6949972B1 (en) * 2004-04-02 2005-09-27 National Semiconductor Corporation Apparatus and method for current sink circuit
EP2648061A1 (en) * 2012-04-06 2013-10-09 Dialog Semiconductor GmbH Output transistor leakage compensation for ultra low-power LDO regulator

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5637992A (en) * 1995-05-31 1997-06-10 Sgs-Thomson Microelectronics, Inc. Voltage regulator with load pole stabilization
US6977491B1 (en) 2003-10-06 2005-12-20 National Semiconductor Corporation Current limiting voltage regulation circuit
US7602162B2 (en) 2005-11-29 2009-10-13 Stmicroelectronics Pvt. Ltd. Voltage regulator with over-current protection
TW200820562A (en) * 2006-10-20 2008-05-01 Holtek Semiconductor Inc Voltage regulator with accelerated output recovery
KR100804643B1 (en) 2006-11-30 2008-02-20 삼성전자주식회사 Voltage regulator, digital amplifier including the same, and method of regulating a voltage
US7893671B2 (en) 2007-03-12 2011-02-22 Texas Instruments Incorporated Regulator with improved load regulation
DE102007059498A1 (en) 2007-12-11 2009-06-18 Texas Instruments Deutschland Gmbh Linear voltage regulator for detection of open load, has one pair of complementary power transistors which are inserted in series between voltage input and voltage output
US9651967B2 (en) 2011-11-09 2017-05-16 Nxp B.V. Power supply with integrated voltage clamp and current sink

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6333623B1 (en) * 2000-10-30 2001-12-25 Texas Instruments Incorporated Complementary follower output stage circuitry and method for low dropout voltage regulator
US6949972B1 (en) * 2004-04-02 2005-09-27 National Semiconductor Corporation Apparatus and method for current sink circuit
EP2648061A1 (en) * 2012-04-06 2013-10-09 Dialog Semiconductor GmbH Output transistor leakage compensation for ultra low-power LDO regulator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GUTIERREZ L ET AL: "A Current-Efficient, Low-Dropout Regulator with Improved Load Regulation", MICROELECTRONICS AND ELECTRON DEVICES, 2009. WMED 2009. IEEE WORKSHOP ON, IEEE, PISCATAWAY, NJ, USA, 3 April 2009 (2009-04-03), pages 1 - 4, XP031449795, ISBN: 978-1-4244-3551-7 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102019202853B3 (en) 2019-03-01 2020-06-18 Dialog Semiconductor (Uk) Limited Linear voltage regulator and method for voltage regulation
US11625055B2 (en) 2019-03-01 2023-04-11 Dialog Semiconductor (Uk) Limited Programmable two-way fast DVC control circuit
DE102019204594B3 (en) 2019-04-01 2020-06-25 Dialog Semiconductor (Uk) Limited INDIRECT LEAK COMPENSATION FOR MULTI-STAGE AMPLIFIERS
US11099590B2 (en) 2019-04-01 2021-08-24 Dialog Semiconductor (Uk) Limited Indirect leakage compensation for multi-stage amplifiers
CN111796619A (en) * 2020-06-28 2020-10-20 同济大学 Circuit for preventing output voltage of low dropout linear regulator from overshooting

Also Published As

Publication number Publication date
US20150346750A1 (en) 2015-12-03
US9547323B2 (en) 2017-01-17
EP2952996B1 (en) 2019-03-13

Similar Documents

Publication Publication Date Title
US9547323B2 (en) Current sink stage for LDO
US10459470B2 (en) Voltage regulator and method for providing an output voltage with reduced voltage ripple
EP2701030B1 (en) Low dropout voltage regulator with a floating voltage reference
JP5516320B2 (en) Semiconductor integrated circuit for regulator
US8575903B2 (en) Voltage regulator that can operate with or without an external power transistor
US8508199B2 (en) Current limitation for LDO
US9846445B2 (en) Voltage supply regulator with overshoot protection
US10382030B2 (en) Apparatus having process, voltage and temperature-independent line transient management
US7907003B2 (en) Method for improving power-supply rejection
KR102187403B1 (en) Voltage regulator
US11435768B2 (en) N-channel input pair voltage regulator with soft start and current limitation circuitry
US11281244B2 (en) Output current limiter for a linear regulator
US9606556B2 (en) Semiconductor integrated circuit for regulator
US9323265B2 (en) Voltage regulator output overvoltage compensation
US7737676B2 (en) Series regulator circuit
CN111488028A (en) Method of forming semiconductor device
JP5895369B2 (en) Semiconductor integrated circuit for regulator
JP5793979B2 (en) Semiconductor integrated circuit for regulator
US9946276B2 (en) Voltage regulators with current reduction mode
US10969809B2 (en) Dual input LDO voltage regulator
US10802517B1 (en) Multi-mode voltage regulator
US10291163B2 (en) Cascode structure for linear regulators and clamps
US9864386B2 (en) Overvoltage clamp in regulators
US20230367344A1 (en) Low-dropout voltage regulator with split-buffer stage
Rolff et al. An integrated low drop out regulator with independent self biasing start up circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: DIALOG SEMICONDUCTOR (UK) LIMITED

17P Request for examination filed

Effective date: 20160324

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RIC1 Information provided on ipc code assigned before grant

Ipc: G05F 3/26 20060101ALI20180516BHEP

Ipc: G05F 1/56 20060101ALI20180516BHEP

Ipc: G05F 1/575 20060101AFI20180516BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180719

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 1108559

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190315

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015026144

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190313

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190613

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190614

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190613

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1108559

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190713

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015026144

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190713

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

26N No opposition filed

Effective date: 20191216

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200131

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200106

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200131

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200106

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190313

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231214

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231218

Year of fee payment: 10