EP2923357A2 - Hybrid chargepump and regulation means and method for flash memory device - Google Patents

Hybrid chargepump and regulation means and method for flash memory device

Info

Publication number
EP2923357A2
EP2923357A2 EP14701667.9A EP14701667A EP2923357A2 EP 2923357 A2 EP2923357 A2 EP 2923357A2 EP 14701667 A EP14701667 A EP 14701667A EP 2923357 A2 EP2923357 A2 EP 2923357A2
Authority
EP
European Patent Office
Prior art keywords
charge pump
switch
voltage
transistors
flash memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP14701667.9A
Other languages
German (de)
French (fr)
Other versions
EP2923357B1 (en
Inventor
Hieu Van Tran
Anh Ly
Thuan Vu
Hung Quoc Nguyen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Storage Technology Inc
Original Assignee
Silicon Storage Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Storage Technology Inc filed Critical Silicon Storage Technology Inc
Priority to EP18179259.9A priority Critical patent/EP3428920B1/en
Priority to EP22163226.8A priority patent/EP4040438A1/en
Publication of EP2923357A2 publication Critical patent/EP2923357A2/en
Application granted granted Critical
Publication of EP2923357B1 publication Critical patent/EP2923357B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0425—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a merged floating gate and select transistor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H02M3/073—Charge pumps of the Schenkel-type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/02—Structural aspects of erasable programmable read-only memories
    • G11C2216/04—Nonvolatile memory cell provided with a separate control gate for erasing the cells, i.e. erase gate, independent of the normal read control gate

Definitions

  • a hybrid charge pump and control circuit for use in a memory device is disclosed.
  • Flash memory cells using a floating gate to store charges thereon and memory arrays of such non-volatile memory cells formed in a semiconductor substrate are well known in the art.
  • floating gate memory cells have been of the split gate type, or stacked gate type.
  • the split gate SuperFlash (SF) memory cell 10 comprises a semiconductor substrate 1 of a first conductivity type, such as P type.
  • the substrate 1 has a surface on which there is formed a first region 2 (also known as the source line SL) of a second conductivity type, such as N type.
  • a second region 3 also known as the drain line
  • a bit line (BL) 9 is connected to the second region 3.
  • a word line (WL) 8 (also referred to as the select gate) is positioned above a first portion of the channel region 4 and is insulated therefrom.
  • the word line 8 has little or no overlap with the second region 3.
  • a floating gate (FG) 5 is over another portion of the channel region 4.
  • the floating gate 5 is insulated therefrom, and is adjacent to the word line 8.
  • the floating gate 5 is also adjacent to the first region 2.
  • a coupling gate (CG) 7 (also known as control gate) is over the floating gate 5 and is insulated therefrom.
  • An erase gate (EG) 6 is over the first region 2 and is adjacent to the floating gate 5 and the coupling gate 7 and is insulated therefrom.
  • the erase gate 6 is also insulated from the first region 2.
  • One exemplary operation for erase and program of prior art non- volatile memory cell 10 is as follows.
  • the cell 10 is erased, through a Fowler-Nordheim tunneling mechanism, by applying a high voltage on the erase gate EG 6 with other terminals equal to zero volt.
  • the resulting cell erased state is known as T state.
  • Another embodiment for erase is by a applying a positive voltage Vegp on the erase gate EG 6, a negative voltage Vcgn on the coupling gate CG 7, and others terminal equal to zero volts.
  • the negative voltage Vcgn couples negatively the floating gate FG 5, hence less positive voltage Vcgp is required for erasing.
  • the wordline WL 8 (Vwle) and the source line SL 2 (Vsle) can be negative to further reduce the positive voltage on the erase gate FG 5 needed for erase.
  • the magnitude of negative voltage Vwle and Vsle in this case is small enough not to forward the p/n junction.
  • the cell 10 is programmed, through a source side hot electron programming mechanism, by applying a high voltage on the coupling gate CG 7, a high voltage on the source line SL 2, a medium voltage on the erase gate EG 6, and a programming current on the bit line BL 9.
  • the resulting cell programmed state is known as '0' state.
  • the cell 10 can be inhibited in programming (if, for instance, another cell in its row is to be programmed but cell 10 is to not be programmed) by applying an inhibit voltage on the bit line BL 9.
  • the cell 10 is more particularly described in USP 7,868,375, whose disclosure is incorporated herein by reference in its entirety.
  • Figure 2 depicts a typical prior art architecture for a two-dimensional prior art flash memory system.
  • Die 12 comprises: memory array 15 and memory array 20 for storing data, the memory array optionally utilizing memory cell 10 as in Figure 1; pad 35 and pad 80 for enabling electrical communication between the other components of die 12 and, typically, wire bonds (not shown) that in turn connect to pins (not shown) or package bumps that are used to access the integrated circuit from outside of the packaged chip; high voltage circuit 75 used to provide positive and negative voltage supplies for the system; control logic 70 for providing various control functions, such as redundancy and built-in self-testing; analog logic 65; sensing circuits 60 and 61 used to read data from memory array 15 and memory array 20, respectively; row decoder circuit 45 and row decoder circuit 46 used to access the row in memory array 15 and memory array 20, respectively, to be read from or written to; column decoder 55 and column decoder 56 used to access the column in memory array 15 and memory array 20, respectively, to be read from or written to; charge pump circuit 50 and charge
  • charge pumps play an important role in the operation of flash memory devices. High voltages are required for the program and erase functions.
  • FIG. 3 depicts prior art charge pumps.
  • SL pump 100 is used to generate the Vslp and Vegp voltages (which are typically around 4V to 5V), and CG-
  • Vcgp voltage (which is typically around 9V to 10V).
  • SL pump 100 is not used, and CG-EG pump is used to generate the Vege voltage (which is typically around 10 to 11.5V). These voltages are relatively high voltages that consume significant levels of power.
  • one charge pump produces a positive voltage and one charge pump produces a negative voltage.
  • a hybrid charge pump optionally can generate a high voltage or be split into two charge pumps, each generating a voltage less in magnitude than the high voltage.
  • a charge pump control circuit is disclosed.
  • inverter circuits for use with charge pumps are disclosed.
  • FIG. 1 depicts a prior art split gate flash memory cell.
  • FIG. 2 depicts a prior art layout for a flash memory device.
  • FIG. 3 depicts prior art charge pumps.
  • FIG. 4 depicts charge pump embodiments.
  • FIG. 5 depicts a circuit design for a charge pump embodiment.
  • FIG. 6 depicts charge pump embodiments.
  • FIG. 7 depicts a circuit design for a hybrid charge pump embodiment.
  • FIG. 8 depicts a control circuit for a charge pump.
  • FIG. 9 depicts an inverter for use with a charge pump.
  • FIG. 10 depicts an inverter for use with a charge pump. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 4 depicts improved charge pump embodiments.
  • Cpumpl 120 generates Vslp and Vegp (which typically are around 4- 5V as in the prior art), and CG-EG pump 130 generates Vegp (which typically is around 4-5V as in the prior art).
  • Cpumpl 120 generates Vcge (which is around -8V)
  • CG-EG pump 130 generates Vege (which is around 8V).
  • around 8V will be applied to erase gate 6 and around -8V will be applied to control gate 7.
  • FIG. 5 depicts charge pump circuit 200.
  • Charge pump circuit 200 comprises switch 210, switch 220, voltage source phase driver 270, voltage source phase driver 280, and three charging stages (each comprising a diode and capacitor, the pairing of which depending on which switch is turned on) comprising diode 230, diode 240, diode 250, diode 260, capacitor 235, capacitor 245, and capacitor 255.
  • Voutp 295 When switch 210 is turned on and switch 220 is turned off, positive charging will occur, and Voutp 295 will contain a positive voltage (such as 8V), in which instance charge pump circuit 200 can serve as CG-EG pump 130 to generate Vege.
  • Voutn 290 When switch 210 is turned off and switch 220 is turned on, negative charging will occur, and Voutn 290 will contain a negative voltage (such as -8V), in which instance charge pump circuit 200 can serve as Cpumpl 120 to generate Vcge.
  • the highest voltage generated is 8V instead of 11.5V. This can save on power usage and also can increase the reliability of the flash memory product.
  • Diode 230,240,250,260 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode. Capacitor 235,245,255 can be made by enhancement NMOS and PMOS transistors or by MOM (metal- oxide-metal) capacitor or combination thereof.
  • the switch 210 is implemented as an enhancement PMOS. Alternative embodiment for switch 210 is NMOS transistor, in this case its bulk p-substrate terminal needs to be isolated from the negative output Voutn 290.
  • the switch 220 is implemented as an enhancement NMOS. Alternative embodiment for switch 220 is PMOS transistor, in this case its bulk Nwell terminal needs to be isolated from the positive output Voutp 295.
  • the phase driver 270 and 280 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
  • FIG. 6 Another embodiment is depicted in Figure 6.
  • Cpumpl 300 generates Vslp and Vegp (which typically are around 5V as in the prior art), and CG-EG pump 310 generates Vcgp (which typically is around 5V as in the prior art).
  • Cpumpl+Mstg 301 is reconfigured to generate Vcge (which is around- 8V)
  • CG-EG pump+N stg 311 is reconfigured to generate Vege (which is around 8V ).
  • the reconfiguration is done by splitting the CG_EG pump 310 into N stage pump and M stage pump.
  • FIG. 7 depicts the hybrid reconfigurable charge pump 320.
  • Charge pump 320 contains two charge pump components, each of which is its own charge pump.
  • Charge pump component 330 and charge pump component 340 are coupled by switch 350. When switch 350 is on, charge pump component 330 and charge pump component 340 are coupled together as one charge pump of N+M charging stages. When switch 350 is off, charge pump component 330 and charge pump component 340 are not coupled together and operate as separate charge pumps.
  • the chargepump 320 can be configured to be a pump with N+M stages or two separate pump, a N stage pump and a M stage pump.
  • the charge pump 320 is for positive operation (pumping to higher positive voltage).
  • Alternative embodiment is for negative operation with similar reconfigurability (as shown in Figure 5). Different combination negative/positive segment pump for different segment pumps is done such as N stage pump 330 is negative and M stage pump 340 is positive by reconfiguring them.
  • Charge pump component 330 comprises voltage source phase driver 360, voltage source phase driver 365, diode 331, diode 332, diode 333, diode 334, capacitor 335, capacitor 336, capacitor 337, and generates output 390.
  • Diode 331,332,333,334 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode.
  • Capacitor 335,336,337 can be made by enhancement NMOS and PMOS transistors or by MOM (metal-oxide-metal) capacitor or combination thereof.
  • the phase driver 360 and 365 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
  • Charge pump component 340 comprises voltage source phase driver 370, voltage source phase driver 375, diode 341, diode 342, diode 343, diode 344, capacitor 345, capacitor 346, capacitor 347, and generates output 380.
  • Diode 341,342,343,344 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode.
  • Capacitor 345,346,347 can be made by enhancement NMOS and PMOS transistors or by MOM (metal-oxide-metal) capacitor or combination thereof.
  • the phase driver 370 and 375 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
  • FIG. 8 depicts hybrid charge pump control circuit 400.
  • Charge pump control circuit takes a charge pump output, steps it down (or up, for negative voltages), compares the result to reference voltage, and then generates an enable signal that will continue the charge pump operation when high and will discontinue the charge pump operation when low.
  • VPOS 480 When the voltage of interest is positive, such as VPOS 480, switches 430 are turned on, and switches 440 are turned off.
  • VPOS 480 is supplied to a sequence of transistors 410, whereby VPOS 480 is diminished by a threshold voltage through each transistor. The result is compared to a reference voltage by comparator 450. If the reference voltage is greater than the stepped-down VPOS voltage, then enable signal 460 is asserted. Enable signal 460 can be sent to a charge pump oscillator (not shown which feeds into a phase driver circuit to generate phase driver clocks such as signal 270 and 280 in Figure 5) which will keep the charge pump operating. If the reference voltage is lower than the stepped-down VPOS voltage, then enable signal 460 is de-asserted, and the charge pump will stop operating.
  • VNEG 490 When the voltage of interest is negative, such as VNEG 490, switches 440 are turned on, and switches 430 are turned off.
  • VNEG 490 is supplied to a sequence of transistors 420, whereby VNEG is increased by a threshold voltage through each transistor. The result is compared to a reference voltage by comparator 450. If the reference voltage is lower than the stepped-up VNEG voltage, then enable signal 460 is asserted. Enable signal 460 can be sent to a charge pump oscillator (not shown) which will keep the charge pump operating. If the reference voltage is higher than the stepped-up VNEG voltage, then enable signal 460 is de- asserted, and the charge pump will stop operating.
  • FIG. 9 depicts an inverter circuit 500 that inverts the output of a charge pump.
  • VHVP-IN 501 is +10V
  • VHVN-OUT will be -10V.
  • Inverter circuit 500 comprises PMOS transistor 505, NMOS transistor 510, capacitor 515, PMOS transistor 520, PMOS transistor 525, PMOS transistor 530, PMOS transistor 535, and output capacitor 540. These components are coupled together as shown in Figure 9. The operation is as following. First PMOS transistor 505 is enabled to charge up terminal 501 of the capacitor 515 to the VHVP-IN 501 level. The node VHVN 503 will be clamped at a Vt (threshold voltage of the PMOS transistor 520,525) above ground.
  • Vt threshold voltage of the PMOS transistor 520,525) above ground.
  • the PMOS transistor 505 is turned off and the NMOS transistor 510 is turned on, which in turns pull the terminal 501 to ground, by capacitor coupling action, the node 503 will be pulled to negative, then in turn it pulls output node 504 to negative by the PMOS transistors 530 and 535. Then the sequence repeats until the output node 504 is substantially equal to VHV-P IN 501.
  • Figure 10 depicts another inverter circuit 600 that inverts the output of a charge pump.
  • VHVP-IN 601 is +10V
  • VHVN-OUT 604 will be -10V
  • Inverter circuit 600 comprises PMOS transistor 605, PMOS transistor 610, PMOS transistor 615, capacitor 620, NMOS transistor 625, NMOS transistor 630, NMOS transistor 635, and switch 640. These components are coupled together as shown in Figure 10. The operation is similar to that of Figure 9. The NMOS transistors 630,635 together with the switch 640 now controls node 603 to ground at the charging phase.
  • references to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims.
  • Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims.
  • the terms “over” and “on” both inclusively include “directly on” (no intermediate materials, elements or space disposed there between) and “indirectly on” (intermediate materials, elements or space disposed there between).
  • the term “adjacent” includes “directly adjacent” (no intermediate materials, elements or space disposed there between) and “indirectly adjacent” (intermediate materials, elements or space disposed there between).
  • forming an element "over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.

Abstract

A hybrid charge pump and control circuit for use in a memory device is disclosed.

Description

HYBRID CHARGEPUMP AND REGULATION MEANS AND METHOD
FOR FLASH MEMORY DEVICE
PRIORITY CLAIM
[0001] This application claims priority under 35 U.S.C. Section 119 and 120 to U.S. Provisional Patent Application Serial No. 61/792,643 filed on March 15, 2013, which is incorporated by reference herein.
TECHNICAL FIELD
[0001] A hybrid charge pump and control circuit for use in a memory device is disclosed.
BACKGROUND OF THE INVENTION
[0002] Flash memory cells using a floating gate to store charges thereon and memory arrays of such non-volatile memory cells formed in a semiconductor substrate are well known in the art. Typically, such floating gate memory cells have been of the split gate type, or stacked gate type.
[0003] One prior art non- volatile memory cell 10 is shown in Figure 1. The split gate SuperFlash (SF) memory cell 10 comprises a semiconductor substrate 1 of a first conductivity type, such as P type. The substrate 1 has a surface on which there is formed a first region 2 (also known as the source line SL) of a second conductivity type, such as N type. A second region 3 (also known as the drain line) also of a second conductivity type, such as N type, is formed on the surface of the substrate 1. Between the first region 2 and the second region 3 is a channel region 4. A bit line (BL) 9 is connected to the second region 3. A word line (WL) 8 (also referred to as the select gate) is positioned above a first portion of the channel region 4 and is insulated therefrom. The word line 8 has little or no overlap with the second region 3. A floating gate (FG) 5 is over another portion of the channel region 4. The floating gate 5 is insulated therefrom, and is adjacent to the word line 8. The floating gate 5 is also adjacent to the first region 2. A coupling gate (CG) 7 (also known as control gate) is over the floating gate 5 and is insulated therefrom. An erase gate (EG) 6 is over the first region 2 and is adjacent to the floating gate 5 and the coupling gate 7 and is insulated therefrom. The erase gate 6 is also insulated from the first region 2.
[0004] One exemplary operation for erase and program of prior art non- volatile memory cell 10 is as follows. The cell 10 is erased, through a Fowler-Nordheim tunneling mechanism, by applying a high voltage on the erase gate EG 6 with other terminals equal to zero volt.
Electrons tunnel from the floating gate FG 5 into the erase gate EG 6 causing the floating gate FG 5 to be positively charged, turning on the cell 10 in a read condition. The resulting cell erased state is known as T state. Another embodiment for erase is by a applying a positive voltage Vegp on the erase gate EG 6, a negative voltage Vcgn on the coupling gate CG 7, and others terminal equal to zero volts. The negative voltage Vcgn couples negatively the floating gate FG 5, hence less positive voltage Vcgp is required for erasing. Electrons tunnel from the floating gate FG 5 into the erase gate EG 6 causing the floating gate FG 5 to be positively charged, turning on the cell 10 in a read condition (cell state T). Alternately the wordline WL 8 (Vwle) and the source line SL 2 (Vsle) can be negative to further reduce the positive voltage on the erase gate FG 5 needed for erase. The magnitude of negative voltage Vwle and Vsle in this case is small enough not to forward the p/n junction. The cell 10 is programmed, through a source side hot electron programming mechanism, by applying a high voltage on the coupling gate CG 7, a high voltage on the source line SL 2, a medium voltage on the erase gate EG 6, and a programming current on the bit line BL 9. A portion of electrons flowing across the gap between the word line WL 8 and the floating gate FG 5 acquire enough energy to inject into the floating gate FG 5 causing the floating gate FG 5 to be negatively charged, turning off the cell 10 in read condition. The resulting cell programmed state is known as '0' state.
[0005] The cell 10 can be inhibited in programming (if, for instance, another cell in its row is to be programmed but cell 10 is to not be programmed) by applying an inhibit voltage on the bit line BL 9. The cell 10 is more particularly described in USP 7,868,375, whose disclosure is incorporated herein by reference in its entirety.
[0006] Exemplary operating voltages for the prior art design of Figure 1 is shown below in
Table 1:
[0007] Typical values for the values listed in Table 1 are shown in Table 2:
TABLE 2
Voltage Label Voltage
Vwlrd 1-2V
Vcgrd 1-2V
Vegrd 1-2V
Vblrd 0.2-1V
Vwlp 0.5-1V
Vcgp 9-10V
Vegp -4-5V Iprog ~0.2-2μΑ
Vslp 4-5V
Vinh ~2V
Vege 7-11.5V
Vcge ~ -7 to -9 V
Vegp ~ 7 to 9 V
Vwle ~ -0.4V
Vsle ~ -0.4V
[0008] Figure 2 depicts a typical prior art architecture for a two-dimensional prior art flash memory system. Die 12 comprises: memory array 15 and memory array 20 for storing data, the memory array optionally utilizing memory cell 10 as in Figure 1; pad 35 and pad 80 for enabling electrical communication between the other components of die 12 and, typically, wire bonds (not shown) that in turn connect to pins (not shown) or package bumps that are used to access the integrated circuit from outside of the packaged chip; high voltage circuit 75 used to provide positive and negative voltage supplies for the system; control logic 70 for providing various control functions, such as redundancy and built-in self-testing; analog logic 65; sensing circuits 60 and 61 used to read data from memory array 15 and memory array 20, respectively; row decoder circuit 45 and row decoder circuit 46 used to access the row in memory array 15 and memory array 20, respectively, to be read from or written to; column decoder 55 and column decoder 56 used to access the column in memory array 15 and memory array 20, respectively, to be read from or written to; charge pump circuit 50 and charge pump circuit 51, used to provide increased voltages for program and erase operations for memory array 15 and memory array 20, respectively; high voltage driver circuit 30 shared by memory array 15 and memory array 20 for read and write (erase/program) operations; high voltage driver circuit 25 used by memory array 15 during read and write operations and high voltage driver circuit 26 used by memory array 20 during read and write (erase/program) operations; and bitline inhibit voltage circuit 40 and bitline inhibit voltage circuit 41 used to un-select bitlines that are not intended to be programmed during a write operation for memory array 15 and memory array 20, respectively. These functional blocks are understood by those of ordinary skill in the art, and the block layout shown in Figure 2 is known in the prior art.
[0009] As can be seen from the foregoing, charge pumps play an important role in the operation of flash memory devices. High voltages are required for the program and erase functions.
[0010] Figure 3 depicts prior art charge pumps. During a program operation, SL pump 100 is used to generate the Vslp and Vegp voltages (which are typically around 4V to 5V), and CG-
EG pump 110 is used to generate the Vcgp voltage (which is typically around 9V to 10V).
During an erase operation, SL pump 100 is not used, and CG-EG pump is used to generate the Vege voltage (which is typically around 10 to 11.5V). These voltages are relatively high voltages that consume significant levels of power.
[0011] What is needed are improved charge pumps that can generate voltages for the program and erase operations in flash memory devices that are lower voltages than those used in prior art charge pumps.
SUMMARY OF THE INVENTION
[0012] The aforementioned problems and needs are addressed through improved charge pump embodiments. In one embodiment, one charge pump produces a positive voltage and one charge pump produces a negative voltage. In another embodiment, a hybrid charge pump optionally can generate a high voltage or be split into two charge pumps, each generating a voltage less in magnitude than the high voltage. In another embodiment, a charge pump control circuit is disclosed. In other embodiments, inverter circuits for use with charge pumps are disclosed.
BRIEF DESCRIPTION OF THE DRAWINGS
[0013] FIG. 1 depicts a prior art split gate flash memory cell.
[0014] FIG. 2 depicts a prior art layout for a flash memory device.
[0015] FIG. 3 depicts prior art charge pumps.
[0016] FIG. 4 depicts charge pump embodiments.
[0017] FIG. 5 depicts a circuit design for a charge pump embodiment.
[0018] FIG. 6 depicts charge pump embodiments.
[0019] FIG. 7 depicts a circuit design for a hybrid charge pump embodiment.
[0020] FIG. 8 depicts a control circuit for a charge pump.
[0021] FIG. 9 depicts an inverter for use with a charge pump.
[0022] FIG. 10 depicts an inverter for use with a charge pump. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0023] Figure 4 depicts improved charge pump embodiments. During a program operation, Cpumpl 120 generates Vslp and Vegp (which typically are around 4- 5V as in the prior art), and CG-EG pump 130 generates Vegp (which typically is around 4-5V as in the prior art). However, during an erase operation, Cpumpl 120 generates Vcge (which is around -8V), and CG-EG pump 130 generates Vege (which is around 8V). Thus, during an erase operation, around 8V will be applied to erase gate 6 and around -8V will be applied to control gate 7. Alternatively a negative voltage can be applied (e.g, -04v) on the wordline 8 (vwle) and source line 2 (Vsle) respectively with the negative voltage derived from the Cpumpl 120. [0024] Figure 5 depicts charge pump circuit 200. Charge pump circuit 200 comprises switch 210, switch 220, voltage source phase driver 270, voltage source phase driver 280, and three charging stages (each comprising a diode and capacitor, the pairing of which depending on which switch is turned on) comprising diode 230, diode 240, diode 250, diode 260, capacitor 235, capacitor 245, and capacitor 255. When switch 210 is turned on and switch 220 is turned off, positive charging will occur, and Voutp 295 will contain a positive voltage (such as 8V), in which instance charge pump circuit 200 can serve as CG-EG pump 130 to generate Vege. When switch 210 is turned off and switch 220 is turned on, negative charging will occur, and Voutn 290 will contain a negative voltage (such as -8V), in which instance charge pump circuit 200 can serve as Cpumpl 120 to generate Vcge. Thus, unlike in the prior art system, the highest voltage generated is 8V instead of 11.5V. This can save on power usage and also can increase the reliability of the flash memory product. Diode 230,240,250,260 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode. Capacitor 235,245,255 can be made by enhancement NMOS and PMOS transistors or by MOM (metal- oxide-metal) capacitor or combination thereof. The switch 210 is implemented as an enhancement PMOS. Alternative embodiment for switch 210 is NMOS transistor, in this case its bulk p-substrate terminal needs to be isolated from the negative output Voutn 290. The switch 220 is implemented as an enhancement NMOS. Alternative embodiment for switch 220 is PMOS transistor, in this case its bulk Nwell terminal needs to be isolated from the positive output Voutp 295. The phase driver 270 and 280 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
[0025] Another embodiment is depicted in Figure 6. During a program operation, Cpumpl 300 generates Vslp and Vegp (which typically are around 5V as in the prior art), and CG-EG pump 310 generates Vcgp (which typically is around 5V as in the prior art). However, during an erase operation, Cpumpl+Mstg 301 is reconfigured to generate Vcge (which is around- 8V), and CG-EG pump+N stg 311 is reconfigured to generate Vege (which is around 8V ). The reconfiguration is done by splitting the CG_EG pump 310 into N stage pump and M stage pump. Then by combining M stage pump of the CG_EG pump 310 into the Cpumpl 300 to make a new pump 301. The N stage is left with the original CG+EG pump 310 to make a new pump 311 The benefit of this system is that a hybrid charge pump can be used to generate the high Vege voltage but also to generate the much smaller Vcgp and Vcgn voltages.
[0026] Figure 7 depicts the hybrid reconfigurable charge pump 320. Charge pump 320 contains two charge pump components, each of which is its own charge pump. Charge pump component 330 comprises N charging stages (here, N=3, but N can be any positive integer), and charge pump component 340 comprises M charging stages (here, M=3, but M can be any positive integer). Charge pump component 330 and charge pump component 340 are coupled by switch 350. When switch 350 is on, charge pump component 330 and charge pump component 340 are coupled together as one charge pump of N+M charging stages. When switch 350 is off, charge pump component 330 and charge pump component 340 are not coupled together and operate as separate charge pumps. Thus the chargepump 320 can be configured to be a pump with N+M stages or two separate pump, a N stage pump and a M stage pump. The charge pump 320 is for positive operation (pumping to higher positive voltage). Alternative embodiment is for negative operation with similar reconfigurability (as shown in Figure 5). Different combination negative/positive segment pump for different segment pumps is done such as N stage pump 330 is negative and M stage pump 340 is positive by reconfiguring them.
[0027] Charge pump component 330 comprises voltage source phase driver 360, voltage source phase driver 365, diode 331, diode 332, diode 333, diode 334, capacitor 335, capacitor 336, capacitor 337, and generates output 390. Diode 331,332,333,334 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode. Capacitor 335,336,337 can be made by enhancement NMOS and PMOS transistors or by MOM (metal-oxide-metal) capacitor or combination thereof. The phase driver 360 and 365 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
[0028] Charge pump component 340 comprises voltage source phase driver 370, voltage source phase driver 375, diode 341, diode 342, diode 343, diode 344, capacitor 345, capacitor 346, capacitor 347, and generates output 380. Diode 341,342,343,344 can be made by enhancement NMOS and PMOS transistors or by P/N junction diode. Capacitor 345,346,347 can be made by enhancement NMOS and PMOS transistors or by MOM (metal-oxide-metal) capacitor or combination thereof. The phase driver 370 and 375 are generated by a phase driver circuit (not shown) and they are typically non-overlapping clocking phases at typically 10-80 Mhz.
[0029] Figure 8 depicts hybrid charge pump control circuit 400. Charge pump control circuit takes a charge pump output, steps it down (or up, for negative voltages), compares the result to reference voltage, and then generates an enable signal that will continue the charge pump operation when high and will discontinue the charge pump operation when low.
[0030] When the voltage of interest is positive, such as VPOS 480, switches 430 are turned on, and switches 440 are turned off. VPOS 480 is supplied to a sequence of transistors 410, whereby VPOS 480 is diminished by a threshold voltage through each transistor. The result is compared to a reference voltage by comparator 450. If the reference voltage is greater than the stepped-down VPOS voltage, then enable signal 460 is asserted. Enable signal 460 can be sent to a charge pump oscillator (not shown which feeds into a phase driver circuit to generate phase driver clocks such as signal 270 and 280 in Figure 5) which will keep the charge pump operating. If the reference voltage is lower than the stepped-down VPOS voltage, then enable signal 460 is de-asserted, and the charge pump will stop operating.
[0031] When the voltage of interest is negative, such as VNEG 490, switches 440 are turned on, and switches 430 are turned off. VNEG 490 is supplied to a sequence of transistors 420, whereby VNEG is increased by a threshold voltage through each transistor. The result is compared to a reference voltage by comparator 450. If the reference voltage is lower than the stepped-up VNEG voltage, then enable signal 460 is asserted. Enable signal 460 can be sent to a charge pump oscillator (not shown) which will keep the charge pump operating. If the reference voltage is higher than the stepped-up VNEG voltage, then enable signal 460 is de- asserted, and the charge pump will stop operating.
[0032] Figure 9 depicts an inverter circuit 500 that inverts the output of a charge pump. For example, if VHVP-IN 501 is +10V, VHVN-OUT will be -10V. Inverter circuit 500 comprises PMOS transistor 505, NMOS transistor 510, capacitor 515, PMOS transistor 520, PMOS transistor 525, PMOS transistor 530, PMOS transistor 535, and output capacitor 540. These components are coupled together as shown in Figure 9. The operation is as following. First PMOS transistor 505 is enabled to charge up terminal 501 of the capacitor 515 to the VHVP-IN 501 level. The node VHVN 503 will be clamped at a Vt (threshold voltage of the PMOS transistor 520,525) above ground. Next the PMOS transistor 505 is turned off and the NMOS transistor 510 is turned on, which in turns pull the terminal 501 to ground, by capacitor coupling action, the node 503 will be pulled to negative, then in turn it pulls output node 504 to negative by the PMOS transistors 530 and 535. Then the sequence repeats until the output node 504 is substantially equal to VHV-P IN 501.
[0033] Figure 10 depicts another inverter circuit 600 that inverts the output of a charge pump. For example, if VHVP-IN 601 is +10V, VHVN-OUT 604 will be -10V Inverter circuit 600 comprises PMOS transistor 605, PMOS transistor 610, PMOS transistor 615, capacitor 620, NMOS transistor 625, NMOS transistor 630, NMOS transistor 635, and switch 640. These components are coupled together as shown in Figure 10. The operation is similar to that of Figure 9. The NMOS transistors 630,635 together with the switch 640 now controls node 603 to ground at the charging phase.
[0034] References to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims. Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims. It should be noted that, as used herein, the terms "over" and "on" both inclusively include "directly on" (no intermediate materials, elements or space disposed there between) and "indirectly on" (intermediate materials, elements or space disposed there between). Likewise, the term "adjacent" includes "directly adjacent" (no intermediate materials, elements or space disposed there between) and "indirectly adjacent" (intermediate materials, elements or space disposed there between). For example, forming an element "over a substrate" can include forming the element directly on the substrate with no intermediate materials/elements there between, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.

Claims

What Is Claimed Is:
1. A hybrid charge pump for a flash memory device, comprising:
a first charge pump comprising N charging stages, wherein N is a positive integer; a second charge pump comprising M charging stages, wherein M is a positive integer; and
a switch coupling the first charge pump and the second charge pump;
wherein when the switch is on, the first charge pump and second charge pump together comprise a third charge pump with N+M charging stages, and when the switch is off, the first charge pump and second charge pump act as separate charge pumps.
2. The hybrid charge pump of claim 1, wherein each of the N charging stages comprise a diode and a capacitor.
3. The hybrid charge pump of claim 2, wherein each of the M charging stages comprise a diode and a capacitor.
4. The hybrid charge pump of claim 1, wherein the third charge pump provides a positive voltage for programming flash memory.
5. The hybrid charge pump of claim 1, wherein the second charge pump is further combined with another charge pump and is reconfigured to provide a negative voltage for erasing flash memory.
6. The hybrid charge pump of claim 5 wherein the first charge pump is configured to provide a positive voltage for erasing flash memory.
7. The hybrid charge pump of claim 4, wherein the flash memory is split gate flash memory.
8. The hybrid charge pump of claim 5, wherein the flash memory is split gate flash memory.
9. The hybrid charge pump of claim 6, wherein the flash memory is split gate flash memory.
10. A charge pump for a flash memory device, comprising:
a first switch coupled to a first voltage input;
a second switch coupled to a second voltage input;
a plurality of charging stages coupled to the first switch and the second switch and comprising a first output node and a second output node;
wherein when the first switch is on and the second switch its off, the first output node outputs a positive voltage larger than the voltage of the first voltage input, and when the first switch is off and the second switch is on, the second output node outputs a negative voltage lower than the voltage of the second voltage input.
11. The charge pump of claim 10, wherein the second voltage input is ground.
12. The charge pump of claim 10, wherein each charging stage of the plurality of charging stages comprises a diode and a capacitor.
13. The charge pump of claim 12, wherein at least one capacitor is coupled to a first voltage source phase driver.
14. The charge pump of claim 13, wherein at least one capacitor is coupled to a second voltage source phase driver.
15. The charge pump of claim 10, wherein the first switch comprises a PMOS transistor.
16. The charge pump of claim 15, wherein the second switch comprises an NMOS transistor.
17. A hybrid charge pump control circuit for a flash memory device , comprising: a first input;
a second input; a first switch;
a second switch;
a first set of transistors for stepping down the voltage of the first input;
a second set of transistors for stepping up the voltage of the second input;
a first reference voltage;
a second reference voltage;
a comparator for comparing the first reference voltage with an output of the first set of transistors when the first switch is on and the second switch is off and for comparing the second reference voltage with an output of the second set of transistors when the first switch is off and the second switch is on, wherein the comparator generates an output for controlling a charge pump.
18. The circuit of claim 17, wherein the voltage of the first input is positive.
19. The circuit of claim 18, wherein the voltage of the second input is negative.
20. The circuit of claim 17, wherein each transistor in the first set of transistors is a PMOS transistor.
21. The circuit of claim 20, wherein each transistor in the second set of transistors is a PMOS transistor.
22. The circuit of claim 17, wherein the first reference voltage is coupled to the comparator through a third switch.
23. The circuit of claim 22, wherein the second reference voltage is coupled to the comparator through a fourth switch.
24. An inverter circuit, comprising:
a first switch comprising a first terminal connected to an input of the inverter circuit and a second terminal connected to a first capacitor; a second switch comprising a first terminal connected to the first capacitor and a second terminal connected to ground;
a first set of one or more transistors coupled between the first capacitor and ground; and
a second set of one or more transistors coupled between the first capacitor and an output of the inverter circuit,
wherein the inverter circuit inverts a voltage on the input to generate a voltage on the output.
25. The inverter circuit of claim 24, further comprising a second capacitor coupled to the output and to ground.
26. The inverter circuit of claim 24, wherein the transistors in the first set of one or more transistors are PMOS transistors.
27. The inverter circuit of claim 26, wherein the transistors in the second set of one or more transistors are PMOS transistors.
28. The inverter circuit of claim 24, wherein the transistors in the first set of one or more transistors are NMOS transistors.
29. The inverter circuit of claim 28, wherein the transistors in the second set of one or more transistors are PMOS transistors.
30. The inverter circuit of claim 28, further comprising a switch configured to control the first set of one or more transistors.
31. The inverter circuit of claim 29, further comprising a switch configured to control the first set of one or more transistors.
EP14701667.9A 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device Active EP2923357B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP18179259.9A EP3428920B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP22163226.8A EP4040438A1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361792643P 2013-03-15 2013-03-15
US13/958,410 US8867281B2 (en) 2013-03-15 2013-08-02 Hybrid chargepump and regulation means and method for flash memory device
PCT/US2014/011553 WO2014149165A2 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device

Related Child Applications (3)

Application Number Title Priority Date Filing Date
EP18179259.9A Division EP3428920B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP18179259.9A Division-Into EP3428920B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP22163226.8A Division EP4040438A1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device

Publications (2)

Publication Number Publication Date
EP2923357A2 true EP2923357A2 (en) 2015-09-30
EP2923357B1 EP2923357B1 (en) 2018-08-01

Family

ID=51526472

Family Applications (3)

Application Number Title Priority Date Filing Date
EP18179259.9A Active EP3428920B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP22163226.8A Pending EP4040438A1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP14701667.9A Active EP2923357B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device

Family Applications Before (2)

Application Number Title Priority Date Filing Date
EP18179259.9A Active EP3428920B1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device
EP22163226.8A Pending EP4040438A1 (en) 2013-03-15 2014-01-14 Hybrid chargepump and regulation means and method for flash memory device

Country Status (7)

Country Link
US (1) US8867281B2 (en)
EP (3) EP3428920B1 (en)
JP (4) JP6302492B2 (en)
KR (2) KR101775256B1 (en)
CN (2) CN109584914B (en)
TW (2) TWI529720B (en)
WO (1) WO2014149165A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8619445B1 (en) 2013-03-15 2013-12-31 Arctic Sand Technologies, Inc. Protection of switched capacitor power converter
US9361995B1 (en) * 2015-01-21 2016-06-07 Silicon Storage Technology, Inc. Flash memory system using complementary voltage supplies
US10348191B2 (en) * 2015-11-25 2019-07-09 Psemi Corporation Switched-capacitor network packaged with load
US10847227B2 (en) 2018-10-16 2020-11-24 Silicon Storage Technology, Inc. Charge pump for use in non-volatile flash memory devices
US11810626B2 (en) * 2022-02-11 2023-11-07 Sandisk Technologies Llc Generating boosted voltages with a hybrid charge pump

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03290895A (en) * 1990-04-06 1991-12-20 Sony Corp Semiconductor integrated circuit device
JP3285443B2 (en) * 1993-12-22 2002-05-27 三菱電機株式会社 Charge pump
JP3561060B2 (en) * 1995-12-08 2004-09-02 三菱電機株式会社 Negative voltage generation circuit
KR100271840B1 (en) * 1997-08-27 2000-11-15 다니구찌 이찌로오 Internal potential generation circuit that can output a plurality of potentials, suppressing increase in circuit area
JP2000049299A (en) * 1998-05-25 2000-02-18 Mitsubishi Electric Corp Charge pump circuit and nonvolatile semiconductor memory having the same
US6356062B1 (en) * 2000-09-27 2002-03-12 Intel Corporation Degenerative load temperature correction for charge pumps
US6369642B1 (en) * 2000-12-26 2002-04-09 Intel Corporation Output switch for charge pump reconfiguration
JP2002208290A (en) * 2001-01-09 2002-07-26 Mitsubishi Electric Corp Charge pump circuit and operating method for non- volatile memory using it
US6424570B1 (en) * 2001-06-26 2002-07-23 Advanced Micro Devices, Inc. Modulated charge pump with uses an analog to digital converter to compensate for supply voltage variations
JP3832575B2 (en) 2002-02-12 2006-10-11 シャープ株式会社 Negative voltage output charge pump circuit
JP4223270B2 (en) * 2002-11-19 2009-02-12 パナソニック株式会社 Boost circuit and nonvolatile semiconductor memory device incorporating the same
JP2004348806A (en) * 2003-03-26 2004-12-09 Sharp Corp Semiconductor storage device and portable electronic equipment having the same
US7719343B2 (en) 2003-09-08 2010-05-18 Peregrine Semiconductor Corporation Low noise charge pump method and apparatus
KR100812086B1 (en) * 2006-11-30 2008-03-07 동부일렉트로닉스 주식회사 Voltage regulator of semiconductor device
KR20080016520A (en) * 2007-03-27 2008-02-21 코네르지 악티엔게젤샤프트 Inverter
KR100898259B1 (en) * 2007-04-27 2009-05-19 경북대학교 산학협력단 Power Inverter Using a Charge Pump Technique
CN100592153C (en) * 2007-06-08 2010-02-24 群康科技(深圳)有限公司 Negative voltage generation circuit
US20090039410A1 (en) 2007-08-06 2009-02-12 Xian Liu Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing
KR100887843B1 (en) * 2007-10-04 2009-03-09 현대자동차주식회사 Method for protecting capacitor of inverter for hev
TW200947454A (en) * 2008-05-02 2009-11-16 Powerchip Semiconductor Corp Regulator and flash comprising the same
JP2010017013A (en) 2008-07-04 2010-01-21 Rohm Co Ltd Charge pump circuit
JP5627197B2 (en) * 2009-05-26 2014-11-19 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． Semiconductor memory device, information processing system including the same, and controller
US7973592B2 (en) * 2009-07-21 2011-07-05 Sandisk Corporation Charge pump with current based regulation
CN101847432B (en) * 2010-05-28 2015-04-15 上海华虹宏力半导体制造有限公司 Power supply structure of memory
KR101764125B1 (en) * 2010-12-15 2017-08-02 삼성전자주식회사 Negative high voltage generator and non-volatile memory device including negative high voltage generator
CN102360565B (en) * 2011-08-26 2012-10-10 北京兆易创新科技有限公司 Charge pump system and method for generating reading and writing operation word line voltage by aid of same and memory
US8699247B2 (en) * 2011-09-09 2014-04-15 Sandisk Technologies Inc. Charge pump system dynamically reconfigurable for read and program
KR20130066266A (en) * 2011-12-12 2013-06-20 한국전자통신연구원 Voltage regulator with improved load regulation and voltage regulating method

Also Published As

Publication number Publication date
JP2020195279A (en) 2020-12-03
WO2014149165A3 (en) 2014-11-13
CN109584914A (en) 2019-04-05
JP6768776B2 (en) 2020-10-14
CN104937666A (en) 2015-09-23
TW201631587A (en) 2016-09-01
WO2014149165A2 (en) 2014-09-25
EP3428920B1 (en) 2022-04-27
EP4040438A1 (en) 2022-08-10
TW201503135A (en) 2015-01-16
TWI592934B (en) 2017-07-21
KR101873180B1 (en) 2018-06-29
EP3428920A3 (en) 2019-05-08
JP6302492B2 (en) 2018-03-28
CN104937666B (en) 2018-11-27
JP2016514446A (en) 2016-05-19
US8867281B2 (en) 2014-10-21
EP2923357B1 (en) 2018-08-01
KR20170103024A (en) 2017-09-12
JP2019050730A (en) 2019-03-28
JP7053723B2 (en) 2022-04-12
KR101775256B1 (en) 2017-09-05
WO2014149165A8 (en) 2015-02-26
JP2018117519A (en) 2018-07-26
CN109584914B (en) 2023-05-09
TWI529720B (en) 2016-04-11
US20140269049A1 (en) 2014-09-18
EP3428920A2 (en) 2019-01-16
KR20150103183A (en) 2015-09-09

Similar Documents

Publication Publication Date Title
EP3248193B1 (en) Split gate flash memory system using complementary voltage supplies
JP7053723B2 (en) Hybrid charge pump of flash memory device and adjustment means and method
US10216242B2 (en) Power sequencing for embedded flash memory devices
US11120881B2 (en) Charge pump for use in non-volatile flash memory devices
US20090108916A1 (en) Pump circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20150626

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20161007

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180227

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 1025261

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602014029463

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1025261

Country of ref document: AT

Kind code of ref document: T

Effective date: 20180801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181201

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181102

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181101

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602014029463

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20190503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190114

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20190131

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190114

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181201

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190114

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20140114

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20180801

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20230103

Year of fee payment: 10

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230528

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231219

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20231219

Year of fee payment: 11

Ref country code: FR

Payment date: 20231219

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231219

Year of fee payment: 11