EP2876977B1 - Treibermodul zur Ansteuerung von LEDs - Google Patents

Treibermodul zur Ansteuerung von LEDs Download PDF

Info

Publication number
EP2876977B1
EP2876977B1 EP13193856.5A EP13193856A EP2876977B1 EP 2876977 B1 EP2876977 B1 EP 2876977B1 EP 13193856 A EP13193856 A EP 13193856A EP 2876977 B1 EP2876977 B1 EP 2876977B1
Authority
EP
European Patent Office
Prior art keywords
voltage
load path
current
led string
driver module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP13193856.5A
Other languages
English (en)
French (fr)
Other versions
EP2876977A1 (de
Inventor
Philip JERMYN
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonic GmbH and Co KG
Original Assignee
Tridonic GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tridonic GmbH and Co KG filed Critical Tridonic GmbH and Co KG
Priority to EP13193856.5A priority Critical patent/EP2876977B1/de
Priority to GB1608726.4A priority patent/GB2536151A/en
Priority to PCT/EP2014/075283 priority patent/WO2015075182A2/en
Publication of EP2876977A1 publication Critical patent/EP2876977A1/de
Application granted granted Critical
Publication of EP2876977B1 publication Critical patent/EP2876977B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/40—Details of LED load circuits
    • H05B45/44—Details of LED load circuits with an active control inside an LED matrix
    • H05B45/48—Details of LED load circuits with an active control inside an LED matrix having LEDs organised in strings and incorporating parallel shunting devices

Definitions

  • the invention is directed on a driver module for driving LEDs directly from an AC supply. 'Directly' has to be understood that there is no switch mode circuitry in this driver.
  • Document US 2003/164809 A1 discloses a circuit for a plurality of LEDs.
  • the circuit comprises a serial path comprising the LEDs and a constant current sink.
  • further switchable constant current devices are connected with the serial path.
  • some of the further switchable constant current devices may be switched.
  • the circuit comprises several current sources and that current sources have to be switched on and off.
  • the present invention proposes an improved solution for driving LEDs.
  • the invention now has a new approach to make the current flowing through the LED string match the shape of the AC sine-wave of the mains voltage.
  • a driver module for driving LEDs comprises a load path comprising at least one LED string with one or a plurality of LEDs.
  • the driver module comprises a current source connected in series with the load path for generating a current for the load path.
  • the driver module comprises a control module for controlling the current for the load path so that the shape of the current for the load path matches the voltage applied to the load path.
  • a method for driving LEDs comprising the following steps of supplying an alternating voltage such as a mains voltage, and rectifying the alternating voltage.
  • the rectified voltage is applied to a load path comprising at least one LED string with one or a plurality of LEDs.
  • a current for the load path is generated.
  • the current for the load path is controlled so that the shape of the current for the load path matches the voltage applied to the load path.
  • the shape of the current through the load path i.e. through the at least one LED string, and through the current source corresponds to the shape of the voltage that is across both the current source and the load path. They have the same shape.
  • the current source is programmed to control the current through the LED string to develop totally the shape of the input AC sine-wave.
  • the voltage applied to the load path corresponds to the voltage across the load path and the current source.
  • the current source comprises a transistor operated in the linear mode.
  • the control module is connected to a control pin and a further pin of the transistor to control the current for the load path.
  • the control pin corresponds to the gate of the transistor and the further pin corresponds to the source.
  • the current source comprises a transistor operated in the linear mode for adapting the current for the load path.
  • the current source does not comprise a switching stage for adapting the current through the LEDs.
  • the current source comprises a resistor traversed by the current for the load path.
  • the control module comprises a voltage divider for generating an output voltage that is proportional to the voltage applied to the load path.
  • the resistor and the voltage divider are coupled so that the output voltage of the voltage divider has the same time-dependency as the current through the resistor.
  • the resistor mentioned here is advantageously connected in series with the transistor.
  • the resistor and the voltage divider are coupled in such a way that the output voltage of said voltage divider is connected to the emitter of a transistor of the control module, and that the base of this transistor is connected to the source of the transistor of the current source.
  • control module comprises a voltage divider for generating a voltage proportional to the voltage applied to the load path.
  • control module is adapted to control the current for the load path on the basis of the generated voltage.
  • the driver module comprises input terminals for receiving an alternating voltage such as a mains voltage, and a rectifier for rectifying the received alternating voltage.
  • the rectified alternating voltage is the voltage applied to the load path.
  • the load path comprises a further LED string with one or a plurality of LEDs, the further LED string being connected in series with the LED string.
  • a bypass module is connected in parallel to the further LED string and is adapted to bypass the further LED string.
  • the bypass module is adapted to bypass the further LED string in case the voltage across the further LED string is not sufficient to switch it on.
  • the bypass module is adapted to bypass the further LED string such that the current for the load path flows through the LED string but not through the further LED string.
  • the bypass module does not bypass the further LED string such that the current for the load path flows through the LED string and through the further LED string.
  • the LEDs of the LED string and of the further LED string are respectively arranged in series.
  • the invention proposes to use a current source which is programmed to control the current through the LED string to develop totally the shape of the AC sine-wave.
  • a transistor operated in the linear mode is used to control the current through the LED string.
  • a plurality (at least two) groups of LED strings are used in a switched mode.
  • the upper LED string (comprised of two LEDs in the example) is switched operative (the shunting transistor is switched off), such that the current flows through all LEDs of the string.
  • the shunting transistor is switched off
  • the advantage of the invention is that only a single current source is required, which is programmed in the example by a voltage divider.
  • a further advantage of the LED driver according to the invention is that it is easily dimmable when using usual dimmers as for example phase cut dimmers.
  • a Zener diode is present to limit the current to a maximum value.
  • the driver module 1 for driving LEDs D10, D11, D12, D13 shown in Fig. 1 is supplied with an input voltage Vin in the form of an alternating voltage such as a mains voltage.
  • the alternating voltage is applied between a first input terminal 2 and a second input terminal 3 acting as reference terminal or neutral.
  • the first input with the higher electric potential is connected to a first terminal of a resistor R1.
  • a diode F1 e.g. a transient-voltage-suppression (TVS) diode, is provided between the second terminal of the resistor R1 and the second input terminal 3. This optional diode F1 is used for protecting the driver module 1 e.g. from voltage spikes.
  • TVS transient-voltage-suppression
  • the input voltage Vin is applied to a rectifier for converting the alternating voltage (AC) to a rectified voltage (DC).
  • the embodiment of Fig. 1 preferably comprises a bridge rectifier D1 comprising four diodes in bridge configuration.
  • the output of the bridge rectifier D1 is a full-wave rectified voltage V provided between a positive terminal + and a negative terminal - of the rectifier D1.
  • the negative terminal - corresponds to ground, while the positive terminal + at node A represents voltage VA.
  • the preferably rectified input voltage VA is applied to a resistor R2 and a capacitor C1 that are connected in series between node A and ground.
  • An advantage of the LED driver according to the present invention is that it is easily dimmable when using usual dimmers as for example phase cut dimmers, wherein the voltage generated by such a phase cut dimmer may be applied to the input terminal 2, 3 of the driver module.
  • the elements R1, R2 and C1 are present in order to enable a dimming operation using a phase cut dimmer as they form a passive bleeding circuit. Furthermore, the mentioned elements R1, R2 and C1 represent damping elements avoiding ringing effects - in view of capacities provided on the dimmer - caused when operated with usual dimmers.
  • a load path 4 comprising two LED sets or LED strings 5, 6 is connected to node A, i.e. to the voltage VA.
  • a first LED set 5 is thereby connected in series with a second LED set 6 within the load path 4.
  • Each LED set 5, 6 comprises at least one LED, preferably a plurality of LEDs connected in series and/or in parallel.
  • the two LEDs 10, 11 of the first LED set 5 schematically represent a plurality of LEDs coupled in series.
  • the two LEDs 12, 13 schematically represent a series of coupled LEDs for the second LED set 6.
  • the anode of the LEDs is connected towards node A.
  • the driver module 1 now comprises a current source 7 for controlling the current flowing through the LEDs 10, 11, 12, 13 and through the LED sets 5, 6.
  • the current source 7 is advantageously operated so that the current through the LEDs follows the shape of the sine-wave of the rectified voltage VA.
  • the current source 7 is set up for driving a non-constant current through the load path 4 and thus through the LED sets 5, 6.
  • the current source 7 comprises a switch in the form of a transistor M1 for controlling the current through the LEDs.
  • Said transistor M1 is connected in series with the LED sets 5, 6, and particularly with the second LED set 6.
  • Said transistor M1 is implemented as a power transistor.
  • the transistor M1 is particularly a field-effect transistor (FET), and preferably an N-channel metal-oxide-semiconductor field effect transistor (MOSFET).
  • the drain of the transistor M1 is connected to the cathode of the last serial connected LED D13 of the second LED set 6.
  • the source of the transistor M1 is coupled to a parallel arrangement of a diode D2 and of a capacitor C3, which parallel arrangement is in turn coupled to ground via a resistor R7.
  • the transistor M1 is advantageously operated in the linear mode i.e. in the ohmic mode. In this linear mode, the transistor M1 is turned on and the gate-source voltage of the transistor M1 is above the threshold voltage Vth.
  • the characteristic of drain current versus drain-to-source voltage is nearly linear for e.g. small values of the drain-source voltage.
  • the current source 7 and the transistor M1 are controlled by a control module 8.
  • the control module 8 comprises a switch and particularly a transistor Q1 that is preferably a bipolar junction transistor of the NPN-type. Said transistor Q1 is coupled to the transistor M1, in that e.g. its collector C is connected to the gate G of transistor M1 while its base B is connected to the source S of transistor M1.
  • the collector of transistor Q1 is further coupled to node A via a series arrangement of two resistors R3, R4.
  • the collector C and the emitter E of transistor Q1 are linked to each other via a resistor R5.
  • a resistor R6, a tunable Zener diode U1 and a capacitor C2 are respectively connected in parallel between ground and the emitter E of transistor Q1.
  • the current source 7 is controlled or programmed by the control module 8, and preferably by a voltage divider.
  • a voltage divider can be formed on the one hand by the serial arrangement of resistors R3, R4 and on the other hand by the serial arrangement of resistors R5, R6.
  • the output of the voltage divider - i.e. the voltage across the resistors R5, R6 - is applied to the gate of the power transistor M1 of the current source 7 and to the collector of the transistor Q1.
  • the control module 8 i.e. the programming circuitry for the current source 7, is made such that the voltage across the resistor R7 equals the voltage across the resistor R6.
  • the current through the resistor R7 will then have the same time-dependency as the current through the resistor R6.
  • a further voltage divider is thus defined by the resistors R3, R4, R5 on the one hand and by the resistor R6 on the other hand.
  • the output of this voltage divider - i.e. the voltage across the resistors R6 - is applied to the emitter of the transistor Q1, and sets what the drain current of the power transistor M1 will be.
  • the base-emitter voltage of the transistor Q1 of the control unit 8 corresponds, i.e. is approximately equal, to the voltage across the diode D2 of the current source 7.
  • the voltage across the resistor R7 corresponds to the voltage across the resistor R6.
  • the tunable Zener diode U1 can e.g. be a standard component such as LM431 - Adjustable Precision Zener Shunt Regulator - or TL431, commercially available from e.g. Texas Instruments.
  • the anode of the tunable Zener diode is connected to ground, while its cathode and a reference terminal of the tunable Zener diode U1 are connected to the emitter E of transistor Q1.
  • the tunable Zener diode U1 sets a voltage reference.
  • the diode U1 is present to limit the current to a maximum allowable value.
  • a bypass module 9 is connected in parallel to the first set of LEDs 5 so that the LED set 5 can be bypassed depending on the voltage VA applied to the anode of the LED set 5 and to the bypass module 9.
  • the bypass module 9 comprises two transistors Q2, Q3 arranged according to a Darlington circuit 23.
  • the transistors Q2, Q3 are e.g. in the form of bipolar junction transistors, and preferably of the PNP-type.
  • the transistors Q2, Q3 can also be of the NPN-type, or they can be of opposite type, one NPN and one PNP, and arranged according to a Sziklai configuration.
  • Both transistors Q2, Q3 have a common collector in that their respective collectors are connected together.
  • the transistors are further on coupled such that the emitter current of the transistor Q3 becomes the base current of the transistor Q2.
  • the transistor Q2 is connected as an emitter follower and the transistor Q3 as a common emitter amplifier.
  • the rectified voltage VA is applied to the emitter E23 of the Darlington 23.
  • the collector C23 of the Darlington is connected to the cathode of the LED set 5, i.e. at the joining node between both LED sets 5, 6.
  • the emitter E23 and collector C23 of the Darlington 23 are connected in parallel to the LED set 5, such that the bypass module 9 can indeed bypass the LED set 5 if the Darlington 23 is switched on.
  • a further transistor Q4 e.g. a bipolar junction transistor preferably of the PNP-type, is coupled to the Darlington 23, in that their respective emitters are connected and in that the base B23 of the Darlington is connected to the collector of the transistor Q4.
  • a resistor R8 is also connected between base B23 and collector C23 of the Darlington.
  • a parallel RC circuit composed of capacitor C4 and resistor R9 is connected between emitter and base of the transistor Q4.
  • the base of the transistor Q4 is further coupled to ground via a serial arrangement of a Zener diode Z3 and of a resistor R10.
  • the bypass module 9 is adapted to bypass the LED set 5 when the rectified AC voltage VA is below a given threshold. On the contrary, the bypass module 9 is switched off if said rectified AC voltage VA is above said given threshold. Above this threshold, the shunting transistor 23 (Darlington circuit 23) is switched off so that current will flow through the LED set 5.
  • the switching of the bypass module may be controlled through the Zener voltage of the Zener diode Z3 which may be for instance 270 Volt.
  • the reason for switching operative the LED set 5 above said given threshold is the efficiency of the driver module. Above said threshold the voltage VA applied to the load path 4 is indeed sufficient for lighting said LED set 5. On the other hand, if the applied voltage VA is too low, i.e. below said threshold, the voltage across both LED sets 5, 6 will not be sufficient to switch on both LED sets 5, 6
  • FIG. 2 illustrates a schematic diagram of a driver module 1 for driving LEDs according to another embodiment of the the invention.
  • the circuit of Fig. 2 is similar to the circuit of Fig. 1 . The difference is that the current source 7 with the transistor M1 and the control module 8 is replaced by resistors R61 and R71.
  • the resistors R61 and R71 act as ballasting resistors and limit the current through the LED.
  • the resistor R61 is only switched in series to the LED set 6 when the Darlington circuit 23 is switched on and the LED set 5 is bypassed.
  • the invention is not limited to two LED sets 5, 6.
  • the driver module can comprise a third LED set (not shown) comprised in the load path 4 in series with the two LED sets 5, 6.
  • a second bypass module (not shown) can be provided in parallel to the third LED set.
  • the bypass module 9 connected to the LED set 5, and the second bypass module connected to the third LED set are then configured in such a way that the LED set 5 and the third LED set are switched operative at different threshold of the rectified AC voltage. For a low value of the AC voltage only the LED set 6 will be switched on, the two other LED sets being bypassed. For a higher value, both LED sets 5, 6 will be on, while only the third LED set will be bypassed. For an even higher value of the AC voltage, all three LED sets will be switched on, such that the current will flow through the all three LED sets and the overall light output can be increased.
  • a switch may however be used in a bypass module coupled to a subgroup of the LEDs.

Landscapes

  • Circuit Arrangement For Electric Light Sources In General (AREA)
  • Led Devices (AREA)

Claims (11)

  1. Treibermodul (1) zur Ansteuerung von LEDs,
    wobei das Treibermodul (1) Folgendes umfasst:
    - Eingangsanschlüsse (2, 3) zum Empfangen einer Wechselspannung (Vin), und
    - einen Gleichrichter (D1) zum Gleichrichten der empfangenen Wechselspannung (Vin),
    - einen Lastpfad (4), der mindestens eine LED-Kette (6) mit einer oder mehreren LEDs (12, 13) umfasst,
    - eine Stromquelle (7), die mit dem Lastpfad (4) in Reihe geschaltet ist, zum Erzeugen eines Stroms für den Lastpfad (4), und
    - ein Steuermodul (8), das dazu konfiguriert ist, zu steuern, dass eine Form des Stroms für den Lastpfad (4) mit einer Form einer Spannung (VA), die an den Lastpfad (4) angelegt wird, übereinstimmt, und
    dadurch gekennzeichnet, dass
    das Steuermodul (8) einen Spannungsteiler (R3-R4, R5-R6) umfasst, der eine Spannung proportional zu der Spannung (VA), die an den Lastpfad (4) angelegt wird, erzeugt, wobei das Steuermodul (8) dazu ausgelegt ist, den Strom für den Lastpfad (4) auf Basis der erzeugten Spannung zu steuern, wobei die gleichgerichtete Wechselspannung die Spannung (VA) ist, und das Steuermodul (8) einen einstellbaren Zener-Shunt-Regler (U1) umfasst, derart angeordnet, dass eine Anode des einstellbaren Zener-Shunt-Reglers (U1) mit Masse verbunden ist und sowohl eine Katode als auch ein Referenzanschluss des einstellbaren Zener-Shunt-Reglers (U1) mit einem Emitter eines Transistors (Q1) im Steuermodul (8) verbunden ist, und
    der einstellbare Zener-Shunt-Regler (U1) dazu konfiguriert ist, den Strom durch den Lastpfad (4) auf einen maximal zulässigen Wert zu beschränken.
  2. Treibermodul nach Anspruch 1,
    wobei die Spannung (VA), die an den Lastpfad (4) angelegt wird, der Spannung (VA) über den Lastpfad (4) und der Stromquelle (7) entspricht.
  3. Treibermodul nach einem der vorangegangenen Ansprüche,
    wobei die Stromquelle (7) einen Transistor (M1) umfasst, der im Linearmodus betrieben wird, und
    das Steuermodul (8) mit einem Steuerpin (G) und einem weiteren Pin (S) des Transistors (M1) verbunden ist, um den Strom für den Lastpfad (4) zu steuern.
  4. Treibermodul nach einem der vorangegangenen Ansprüche,
    wobei die Stromquelle (7) einen Transistor (M1) umfasst, der im Linearmodus betrieben wird, um den Strom für den Lastpfad anzupassen.
  5. Treibermodul nach einem der vorangegangenen Ansprüche,
    wobei die Stromquelle (7) einen Widerstand (R7) umfasst, den der Strom für den Lastpfad (4) durchquert, und
    das Steuermodul (8) einen Spannungsteiler (R3-R4-R5, R6) zum Erzeugen einer Ausgangsspannung (VR6), die proportional zur Spannung (VA) ist, die an den Lastpfad (4) angelegt wird, umfasst,
    wobei der Widerstand (R7) und der Spannungsteiler (R3-R4-R5, R6) so gekoppelt sind, dass die Ausgangsspannung (VR6) dieselbe Zeitabhängigkeit wie der Strom durch den Widerstand (R7) aufweist.
  6. Treibermodul nach einem der vorangegangenen Ansprüche,
    wobei der Lastpfad (4) eine weitere LED-Kette (5) mit einer oder mehreren LEDs (10, 11) umfasst, wobei die weitere LED-Kette (5) mit der LED-Kette (6) in Reihe geschaltet ist, und
    ein Bypass-Modul (9) mit der weiteren LED-Kette (6) parallel geschaltet ist und dazu ausgelegt ist, die weitere LED-Kette (6) zu umgehen.
  7. Treibermodul nach Anspruch 6,
    wobei das Bypass-Modul (9) dazu ausgelegt ist, die weitere LED-Kette (6) zu umgehen, falls die Spannung über die weitere LED-Kette (6) nicht dazu ausreicht, sie einzuschalten.
  8. Treibermodul nach Anspruch 6 oder 7,
    wobei, falls die Spannung (VA), die an den Lastpfad (4) angelegt wird, unter einer gegebenen Schwelle liegt, das Bypass-Modul (9) dazu ausgelegt ist, die weitere LED-Kette (6) derart zu umgehen, dass der Strom für den Lastpfad (4) durch die LED-Kette (6), aber nicht durch die weitere LED-Kette (5) fließt.
  9. Treibermodul nach Anspruch 8,
    wobei, falls die Spannung (VA), die an den Lastpfad (4) angelegt wird, über der gegebenen Schwelle liegt, das Bypass-Modul (9) nicht die weitere LED-Kette (6) umgeht, sodass der Strom für den Lastpfad (4) durch die LED-Kette (6) und durch die weitere LED-Kette (5) fließt.
  10. Treibermodul nach einem der vorangegangenen Ansprüche,
    wobei die LEDs (D12, D13) der LED-Kette (6) und der weiteren LED-Kette (6) jeweils in Reihe angeordnet sind.
  11. Verfahren zur Ansteuerung von LEDs mit einem Treibermodul nach Anspruch 1, wobei das Verfahren die folgenden Schritte umfasst:
    - Liefern einer Wechselspannung (Vin), wie etwa einer Netzspannung, zu den Eingangsanschlüssen,
    - Gleichrichten der Wechselspannung (Vin),
    - Anlegen der gleichgerichteten Spannung (VA) an den Lastpfad (4), der mindestens eine LED-Kette (6) mit einer oder mehreren LEDs (12, 13) umfasst,
    - Erzeugen eines Stroms für den Lastpfad (4), und
    - Steuern, dass die Form des Stroms für den Lastpfad (4) mit einer Form der Spannung (VA), die an den Lastpfad (4) angelegt wird, übereinstimmt, und
    gekennzeichnet durch
    - Erzeugen einer Spannung proportional zu der Spannung (VA), die an den Lastpfad (4) angelegt wird,
    - Steuern des Stroms für den Lastpfad (4) auf Basis der erzeugten Spannung,
    wobei die gleichgerichtete Wechselspannung die Spannung (VA) ist, und
    - Beschränken des Stroms durch den Lastpfad (4) unter Verwendung des Zener-Shunt-Reglers (U1) auf einen maximal zulässigen Wert.
EP13193856.5A 2013-11-21 2013-11-21 Treibermodul zur Ansteuerung von LEDs Active EP2876977B1 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP13193856.5A EP2876977B1 (de) 2013-11-21 2013-11-21 Treibermodul zur Ansteuerung von LEDs
GB1608726.4A GB2536151A (en) 2013-11-21 2014-11-21 Driver module for driving LEDS
PCT/EP2014/075283 WO2015075182A2 (en) 2013-11-21 2014-11-21 Driver module for driving leds

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP13193856.5A EP2876977B1 (de) 2013-11-21 2013-11-21 Treibermodul zur Ansteuerung von LEDs

Publications (2)

Publication Number Publication Date
EP2876977A1 EP2876977A1 (de) 2015-05-27
EP2876977B1 true EP2876977B1 (de) 2018-11-21

Family

ID=49619842

Family Applications (1)

Application Number Title Priority Date Filing Date
EP13193856.5A Active EP2876977B1 (de) 2013-11-21 2013-11-21 Treibermodul zur Ansteuerung von LEDs

Country Status (3)

Country Link
EP (1) EP2876977B1 (de)
GB (1) GB2536151A (de)
WO (1) WO2015075182A2 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013020668B4 (de) 2013-12-11 2023-06-15 Diehl Aerospace Gmbh Beleuchtungsleiste für einen Flugzeuginnenraum sowie Flugzeuginnenausstattung mit einer Mehrzahl der Beleuchtungsleisten
CN106972794B (zh) * 2017-04-07 2023-05-30 深圳怡化电脑股份有限公司 一种存取款一体机、步进电机及其驱动电路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6095661A (en) * 1998-03-19 2000-08-01 Ppt Vision, Inc. Method and apparatus for an L.E.D. flashlight
US7009580B2 (en) 2002-03-01 2006-03-07 Cotco Holdings, Ltd. Solid state lighting array driving circuit
ATE474438T1 (de) * 2006-11-10 2010-07-15 Philips Solid State Lighting Verfahren und vorrichtung zur steuerung von hintereinandergeschalteten led
US8174212B2 (en) * 2008-11-30 2012-05-08 Microsemi Corp.—Analog Mixed Signal Group Ltd. LED string driver with light intensity responsive to input voltage
US8476836B2 (en) * 2010-05-07 2013-07-02 Cree, Inc. AC driven solid state lighting apparatus with LED string including switched segments
DE102011003931A1 (de) * 2011-02-10 2012-08-16 Osram Ag Ansteuerung mehrerer in Reihe geschalteter Leuchtmittel
US9101021B2 (en) * 2011-12-29 2015-08-04 Cree, Inc. Solid-state lighting apparatus and methods using parallel-connected segment bypass circuits

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
WO2015075182A2 (en) 2015-05-28
GB201608726D0 (en) 2016-06-29
WO2015075182A3 (en) 2015-07-16
GB2536151A (en) 2016-09-07
EP2876977A1 (de) 2015-05-27

Similar Documents

Publication Publication Date Title
KR101658052B1 (ko) 캐스코드 구조의 발광 다이오드 구동부
US8283875B2 (en) Holding current circuits for phase-cut power control
US8686668B2 (en) Current offset circuits for phase-cut power control
KR100677041B1 (ko) 엘이디 조명장치
RU2013133905A (ru) Устройство и способ управления током для схемы твердотельного освещения
US9730288B2 (en) Dimmable analog AC circuit
KR102146518B1 (ko) 자동차 조명 장치
KR101128680B1 (ko) 교류 직결형 발광다이오드 조명장치
US6949889B2 (en) Wide input voltage range light emitting diode driver
US20140111093A1 (en) Average linear led driver circuit
US9713207B2 (en) Driver module for driving LEDs
GB2530766A (en) Driver module for driving LEDs
US9307594B2 (en) Apparatus for driving light emitting diode having a current switch
EP2876977B1 (de) Treibermodul zur Ansteuerung von LEDs
KR200405272Y1 (ko) 엘이디 조명장치
CN101702858B (zh) Led电源
KR102482750B1 (ko) Led 조명장치
KR101731943B1 (ko) 복수의 구동 단계를 가지는 듀얼 모드 동작 발광 다이오드 조명 장치
EP3340740A1 (de) Verfahren und schaltung zur beseitigung des flackerns aus dem von leds abgegebenen licht
KR102633925B1 (ko) 교류 직결형 발광다이오드 구동의 전원을 공급하기 위한 장치
US10716186B2 (en) Driving circuit using buck converter capable of generating sufficient voltage to power a LED circuit and associated auxiliary circuitry in a normal mode of operation, and insufficient to power the LED circuit but sufficient to power the associated auxiliary circuitry in an off mode of operation
KR101397614B1 (ko) Ｌｅｄ 구동회로
KR101147781B1 (ko) Ｌｅｄ 조명을 안전하게 발광시키는 회로
US9474118B2 (en) Cascode-type dimming switch using a bipolar junction transistor for driving a string of light emitting diodes
CN203632909U (zh) 能够调光控制的单向发光二极管模块装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20131121

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

R17P Request for examination filed (corrected)

Effective date: 20151119

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20170213

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20180718

RIN1 Information on inventor provided before grant (corrected)

Inventor name: JERMYN, PHILIP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602013047031

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1069093

Country of ref document: AT

Kind code of ref document: T

Effective date: 20181215

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20181211

Year of fee payment: 6

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20181121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190221

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190221

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190321

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190222

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190321

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181121

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20181130

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602013047031

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181130

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181130

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 602013047031

Country of ref document: DE

26N No opposition filed

Effective date: 20190822

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181121

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602013047031

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

REG Reference to a national code

Ref country code: AT

Ref legal event code: UEP

Ref document number: 1069093

Country of ref document: AT

Kind code of ref document: T

Effective date: 20181121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20131121

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20181121

Ref country code: MK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181121

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 1069093

Country of ref document: AT

Kind code of ref document: T

Effective date: 20191121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20191121

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20221122

Year of fee payment: 10

Ref country code: FR

Payment date: 20221122

Year of fee payment: 10

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231127

Year of fee payment: 11