EP2824819B1 - 12-pulse rectifier with input capacitors for power factor improvement - Google Patents
12-pulse rectifier with input capacitors for power factor improvement Download PDFInfo
- Publication number
- EP2824819B1 EP2824819B1 EP13176268.4A EP13176268A EP2824819B1 EP 2824819 B1 EP2824819 B1 EP 2824819B1 EP 13176268 A EP13176268 A EP 13176268A EP 2824819 B1 EP2824819 B1 EP 2824819B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- phase
- rectifier
- power
- capacitors
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 title claims description 124
- 230000005291 magnetic effect Effects 0.000 claims description 45
- 238000000034 method Methods 0.000 claims description 10
- 238000004378 air conditioning Methods 0.000 claims description 3
- 230000008901 benefit Effects 0.000 description 18
- 239000003570 air Substances 0.000 description 9
- 238000004088 simulation Methods 0.000 description 7
- 230000010363 phase shift Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000006073 displacement reaction Methods 0.000 description 3
- 238000004804 winding Methods 0.000 description 3
- 230000001143 conditioned effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 230000000116 mitigating effect Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 239000013598 vector Substances 0.000 description 2
- 239000012080 ambient air Substances 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 230000016507 interphase Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
- H02M1/4216—Arrangements for improving power factor of AC input operating from a three-phase input voltage
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
- H02M1/4208—Arrangements for improving power factor of AC input
- H02M1/4266—Arrangements for improving power factor of AC input using passive elements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/06—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode
- H02M7/08—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes without control electrode or semiconductor devices without control electrode arranged for operation in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/145—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means
- H02M7/155—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present invention relates to a rectifier circuit for rectifying electrical power with high power factor.
- the invention also relates to a method for rectifying electrical power.
- the required number of power electronic systems can only be installed, if the harmonic distortions, which are produced by these systems, can be minimised.
- the power factor of an AC electrical power system is defined as the ratio of the real power flowing to the load, to the apparent power in the circuit. Thus a unity power factor can be reached when the voltage and current are in phase with each other.
- the harmonic distortion is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.
- the prior art includes the following documents.
- US 2006/056207 discloses a filter system for attenuating electromagnetic interference (EMI) of an autotransformer-based rectification system that utilizes the leakage inductance of the autotransformer and one or more capacitors connected on the secondary side and optionally one or more differential mode inductors and input capacitors connected on the primary side to form a differential mode EMI filter.
- EMI electromagnetic interference
- This configuration reduces the size, weight, and cost of the differential mode EMI filter when compared with a differential filter formed by placing the inductors and capacitors on the primary side.
- US 2003/223256 discloses an ac-dc converter with an integrated SVC, which would provide independent control of the active and reactive power.
- the SVC is either connected to the valve side of the converter transformer or to the converter transformer itself. In the latter case, the SVC could be connected to a tertiary winding of the converter transformer, or one common transformer could function as the converter transformer and the SVC transformer. Any type of SVC, including the recently developed Voltage Controlled SVC could be used as the SVC for the three-phase bridge converter with integrated SVC.
- the ac-dc converter with integrated SVC could eliminate the need for on-load tap changers for the converter transformer.
- DE 195 33 556 discloses a circuit with a capacitive load and an inductance at the mains input.
- a capacitor arrangement is provided in parallel across the input.
- the capacitor values are selected according to the power factor and/or the desired intermediate circuit voltage.
- the capacitor arrangement compensates the idle or reactive power of the input inductance. Further, the capacitors can be individually switched to regulate the rectifier output voltage.
- the capacitors may be connected in a star or delta configuration. Several groups of capacitors may be provided.
- the effective capacitance may be varied by, e.g. load switching, phase control or pulse width modulation.
- JP 2003 284343 provides a harmonic control circuit which can control a harmonic current to a level of fulfilling harmonic regulation by improving the power factor of a power source in a multiphase AC power source.
- This harmonic control circuit is equipped with a rectifier which is connected to an AC power source and rectifies an AC from the AC power source into a DC, a reactor which is connected to each power line between the AC power source and the rectifier, a smoothing capacitor which is connected between output terminals of a DC voltage of the rectifier and smooths the DC voltage, and a plurality of capacitors one end of each of which is connected to each power line connecting the reactor with the rectifier and the other ends of which are connected in common to form the neutral point of the AC power source.
- a 12-pulse auto-transformer rectifier unit (ATRU) is a very attractive harmonic solution in aviation situation for its lower volt-ampere rating of transformer compared with other multi-pulse methods.
- the input current THD of 12-pulse ATRU is about 15% larger than 10% THD requirement by the related standards.
- Current-injection method is an effective harmonic mitigation method for 12-pulse rectifiers.
- An objective of the invention can be seen as providing a rectifying circuit with a high power factor, especially during full load, furthermore it is also an objective to provide a rectifier that operates with an optimal power factor in a broad load range.
- the present invention relates a rectifier circuit being arranged for rectifying electrical power, comprising
- An advantage of the first aspect of the present invention is that the problem of having a low power factor with a diode rectifier seems to be solved, as a unity power factor can be obtained with a twelve pulse.
- PFC capacitors in a rectifier have been used in the prior art, but they are connected to the rectifier circuit directly at its grid input terminals, which makes them prone to cause resonances together with other loads in the grid, it also requires much larger capacitors, for the same power factor correction.
- the PFC capacitors of the prior art do not provide similar side effects as seen with this present circuit, such as increased DC voltage level.
- a further, but important advantage of the first aspect is an improved efficiency, as the rectified voltage level increases.
- the rectifier further comprises that the signals of the first and second three phase system, being a current signal.
- An advantage of this embodiment is that using a current splitter instead of a voltage splitter, eliminates the need for an interphase reactor on the DC side of the rectifiers. Another advantage is that the physical dimensions of the magnetic circuits are smaller compared to the voltage splitting circuits.
- the rectifier further comprises that the twelve pulse rectifier comprises a plurality of diode switches.
- An advantage of this embodiment is that the rectifier is very reliable, well proven and has higher efficiency as the semiconductor conduction losses in the diodes are very low compared to losses in transistors.
- the rectifier further comprises that the twelve pulse rectifier consists of two six pulse rectifier bridges.
- An advantage of this embodiment is that the rectifier can be constructed by using standard six pulse power electronic modules and that it is modular.
- the rectifier further comprises that the three phase inductances are separate magnetic components connected in series between the a three phase power input and the magnetic splitter circuit, said inductance having a value in the range of 0.1 p.u to 0.2 p.u.
- the rectifier further comprises a second three phase inductance, wherein the three phase inductance is inserted in series between a first three phase system of the magnet splitter circuit and the rectifier, and the second three phase inductance is inserted in series between the second three phase system of the magnet splitter circuit and the rectifier.
- the rectifier further comprises that each of the plurality of PFC capacitors are arranged to be connected to the circuit through electrical switches.
- An advantage of this embodiment is that the PFC capacitors can be connected to the circuit as needed.
- the rectifier further comprises that the electrical switches are arranged to be operated in an open mode, when the power output is below a threshold value.
- An advantage of this embodiment is that the PFC capacitors are disconnected while the rectifier is operated at a low load, as the PFC capacitors mainly benefit the power factor at high loads.
- the rectifier further comprises that each of the plurality of PFC capacitors has a capacitance value in the range of 20uF to 40uF.
- the present invention relates a method for rectifying electrical power to reduce a harmonic distortion factor and/or increasing a power factor, the method comprises:
- Figure 1b shows that the diode rectifier consist of six rectifier branches, one of them 120a, the rectified DC power feed its power into a DC bus to which a capacitor 140 is connected.
- Figure 2 shows a circuit of an embodiment of the invention.
- the three inductances 205a, 205b, 205c are wound on three separate magnetic cores, each with an air gap.
- harmonics will help to reduce harmonics that are caused when the mains is rectified to create a DC link. They will also reduce the peak currents drawn by the inverter or other device. They also help to protect the input rectifier from some mains problems. In general harmonics are seen as a source of losses in the distribution grid so they are normally avoided or seen as harmful.
- the three-phase electric power input 202 supplies three approximately sinusoidal voltages with 120 degrees phase shift.
- the phase shift between the three input currents ila, ilb, and i1c flowing in the three current inputs is then equal to 120 degrees as illustrated in Figure 3A .
- the amplitude and the frequency of the line voltages will vary according among others to local regulations, but the frequency will be equal, in most applications, to 50 Hz or 60 Hz, and the voltage is usually comprised between 100 V and 1 kV, for example 400 V rms between phases.
- the frequency of 50 Hz or 60 Hz or the frequency of the power grid will be referred to in the following as the fundamental frequency of the system.
- the devices 210 When the devices 210 are connected between the three phase power grid 202 and the rectifier 220, they split each of the common currents ila, ilb, and ilc into two or more currents flowing in each current output. In the case shown in Figure 2 , they split each of the current ila, ilb, and ilc into two currents. All the currents 212a, 212b, 212c, 214a, 214b, 214c flowing in the current outputs have all the same amplitude and are phase shifted of a predetermined angle, in respect to the corresponding fundamental components flowing in the current input.
- the value of the angle is for example 30 degrees, so that the phase shift between the two split currents, for example 212a 214a and the corresponding common current, in this case i1, is respectively of plus 15 degrees and minus 15 degrees.
- a common current for example ila, is split into two split currents: a first split current 212a, leading split current, and a second split current 214a, lagging split current.
- Split current 212a, 212b, 212c are leading split currents and 214a, 214b, 214c are lagging split currents.
- the length of the phasors Ia1, Ia2 Ib1, Ib2, Ic1 and Ic2 in Figure 3B which is the same for all represented phasors, is 51.76% of the length of each phasor of Ia, Ib, and Ic, due to the current split and the trigonometry.
- the magnetic split circuit 210 is connected to a 12-pulse rectifier followed by a DC link and a generic DC load 250.
- a system comprising a three-phase power line 202, magnetic split circuit 210, a 12-pulse rectifier 220 and a DC link, an inductor or a choke can be used to have a continuous-conduction mode.
- Continuous-conduction mode means that the rectifier current never goes to zero during period of the power line. On the contrary, in discontinuous-conduction-mode the current can go to zero during part of the period of the power line. In the discussed examples, the continuous-conduction mode is ensured by the three-phase inductor 205.
- phase inductors 205a, 205b, 205c depends on the wanted distortion, for this example described here a 5% distortion is used.
- the inductor 205 is designed to be 0.1 p.u. to 0.2 p.u.
- the inductor 205 is inserted in series between the magnet splitter circuit 210 and the rectifier 220, while the magnet splitter circuit 210 is connected to the three phase power input 202.
- each of the six phase inputs of the rectifier need an inductor.
- the magnetic splitter circuit 210 is a complex magnetic circuit, although it offers no galvanic isolation, i.e. it is much smaller and weighs less than a magnet system with galvanic isolation.
- the magnetic splitter circuit 210 in Figure 2 is a current splitter meaning that it is the currents that are phase shifted instead of the voltage, known from other simpler magnetic splitter couplings, nevertheless these voltage magnetic splitter couplings will also benefit from the use of PFC capacitors.
- the magnetic current splitter circuit 210 in the example described, has the following turn ratio or number of turns: N1:14, N2:38, and N3:52
- magnétique current splitter circuit 210 is divided into three sections and each sections are constructed with the above mentioned turn ratio.
- the twelve pulse rectifier 220 is split into two six pulse rectifiers 221, 222, where each rectifier receives a three phase current 212, 214.
- the twelve pulse rectifier 220 consists of six rectifier legs 227 where each rectifier leg 227 receives a phase from the three phase currents 212a, 212b, 212c, 214a, 214b, and 214c.
- the three phase current system 212 is in an embodiment phase shifted 30 degrees from the three phase current system 214.
- the phase shift in the current happens due to the layout of the magnetic splitter circuit 210, i.e. the number of turns, in fact one three phase system is lagging 15 degrees and the other is leading 15 degrees in respect of the input current.
- phase shifts may occur in other embodiment.
- the advantage of using 30 degrees is that the 5 th and the 7 th harmonics are cancelled. So are also harmonics of the order 17 and 19, 29 and 31, leaving the lowest order ripple harmonic in the DC at the order 12.
- the magnetic splitter circuit 210 is shown as an auto transformer meaning that the first three phase current system 212 and the second three phase current system 214 are galvanic connected to each other.
- Each rectifier 221, 222 feeds it rectified DC power into a positive terminal 224 and a negative terminal 225, whereby the DC outputs of the rectifiers 221, 222 are parallel connected.
- the positive terminal 224 and the negative terminal 225 connects respectively to a DC capacitor 240, and to a load 250.
- the DC capacitor 240 may consist of a plurality of parallel connected capacitors 240 ( Figure 2 only shows this as one capacitor).
- the DC capacitor 240 may be a stack of a plurality of capacitors connected in series, 240a, 240b.
- the DC link capacitor 240 consist of at least two capacitors 240a, 240b connected in series.
- the DC capacitor 240 is a single capacitor.
- the power factor correction (PFC) capacitors 230 help to correct the power factor of the rectifier.
- the PFC capacitors 230 are each connected to an output phase of the magnet splitter circuit 210 in one end.
- the PFC capacitors 230 are all connected to a single common point 236 in the other end, or the capacitors 230 can be grouped into two, so the three capacitors 230 connected to rectifier 221 are terminated at a first common point and the three capacitors 230 connected to rectifier 222 are terminated at a second common point, the first and second common point are not shown in Figure 2 .
- the PFC capacitors are commonly connected two and two, i.e. one capacitor connected to point 212a and one connected to point 214a each two capacitors are commonly connected, and similar for the other input of the rectifier 220.
- two capacitors in series can be seen as one capacitor, it means that in fact only one capacitor is connected between 212a and 214a.
- the PFC capacitors has a capacitance value in of 35uF.
- the capacitance of the PFC capacitors is in the range of 20uF to 40uF.
- the positive effect of the PFC capacitors 230 is more dominated the higher the load on the rectifier is. It is therefore desirable to disconnect the PFC capacitor 230 from the circuit when the load is low. This can be achieved by connecting the PFC capacitors to the circuit through an electrical switch 235, which can be activated by energizing a magnetic coil winding (not shown in the Figures).
- the electrical switch is a solid state type of switch.
- the control system (not shown in the Figures) of the rectifier can have a predetermined threshold load value of where the power factor in fact is lower when the PFC capacitor is connected.
- control system disconnects the PFC capacitor when the load on the rectifier is below a load threshold.
- the load threshold for where power factor is better without the PFC capacitors 230, is about 40%-50% of full load.
- the distortion factor is increased for low load value, thus it is desirable, not to have the PFC capacitors connected when the load is low.
- each of the capacitors 230 are divided into a plurality of smaller capacitors, and each of the plurality of smaller capacitors can be connected to the circuit through a switches. Instead of connecting all the capacitance to the circuit, this embodiment allows connection of the capacitances in steps, and thereby providing more optimal operational points.
- the capacitance of each of the plurality of capacitors is arranged so a binary combination in the capacitance is possible.
- the size of the PFC capacitors are selected so the power factor of the rectifying circuit reaches nearly unity, at full load.
- the curve 402 is the load vs power factor relationship without the PFC capacitors 230 and still with a grid choke 205 of 850 ⁇ H, at a grid operating frequency of 50 Hz.
- Similar curve 403 is the load vs power factor relationship without the PFC capacitors 230 and a smaller grid choke 205 of 650 ⁇ H, at a grid operating frequency of 50 Hz.
- the curve 401 clearly shows that the power factor is worse, with the capacitor connected, than without them being part of the circuit, when the load is below 40-45%. It is thus desirable, only to have the capacitors 230 connected to the circuit, when the load is above 45% or like.
- the load is of a nature where it is either running at a load above 45% or not running, thus it will not be advantageous to be able to disconnect the capacitors 230 through a switch 235.
- the actual load 250 connected to the DC link terminals 224, 225 may vary.
- the load is a 400 Hz inverter for a 400 Hz AC ground power unit supplying power to air crafts while parked at an airport gate.
- the load 250 is a pre-conditioned air unit, which is an air conditioning unit supplying fresh air to air crafts while parked at an airport gate.
- the supply of conditioned air to the aircraft is often required, either the ambient air is cooled or heated.
- the present invention is not limited to supply DC power to these two areas.
- Figure 5 shows relationship between load and distortion factor, where the load is represented on the x-axis as a percentage of full load of a 90kW setup according to Figure 2 .
- the y-axis represents the distortion factor.
- the curve 501 represents the distortion factor when the PFC capacitors 230 of a value of 35 ⁇ F each are connected to the circuit at any load percentage, and with a grid choke 205 of 850 ⁇ H, at a grid operating frequency of 50 Hz.
- curve 403 shows the load vs distortion factor relationship without the PFC capacitors 230 and with a smaller grid choke 205 of 650 ⁇ H, at a grid operating frequency of 50 Hz.
- Figure 6 shows a rectifier circuit using another type of magnet splitter circuit which works like a voltage splitter opposed to the magnetic splitter 210 in Figure 2 , which works like a current splitter.
- the three voltage source Va, Vb, and Vc in Figure 6 are connected to a magnetic autotransformer at a, b, and c, the voltage signals a' and a" has a phase displacement of +/- 15 degrees from the signal Va.
- the Upper Figure 8 trace 801 shows the current i2 out of the magnetic current splitter 210
- the trace 802 shows the current i3 which is the current flow in one 35 uF PFC capacitor 236. It is clear from trace 802 that the current i3 PFC capacitor 236 causes a higher pulse after each zero crossing, i.e. the PFC capacitor can be seen as it helps the commutation in the diode.
- the size of the current 803 and 804 are of same sizes.
- FIG. 9 shows the current in the splitter circuit with PFC capacitors disconnected, for a phase current i1 split into two currents i3 and i5.
- the Upper Figure 9 trace 901 shows the current i2 out of the magnetic current splitter 210, the trace 902 shows the current i3 which is the current flow in one 35 uF PFC capacitor 236, but the capacitor 236 is not connected as switch 235 is open, thus the current i3 is zero.
- Figure 10 upper part shows the supply current i1 difference between simulations with and without PFC capacitors.
- the current difference in trace 1001 has size of 40 Arms, which in principle is the improvement in the reactive current provided by the PFC capacitors, i.e. without the PFC capacitor 236 a flow of additional 40 A(rms) reactive current would have been required.
- FIG. 11 shows the DC voltage level with and without the PFC capacitors.
- Voltage trace 1101 is with the capacitors connected, here the DC link voltage is 495 Vdc.
- the lower Voltage trace 1102 is without the PFC capacitors 236 connected, the DC voltage level is 470 Vdc. This means an improvement in the DC voltage level of 25 Vdc or 5,3%, which leads to lower currents in the rest of the circuit with the same load.
- the size of the grid choke 205 sets the length of the commutation time between respective diodes.
- the PFC capacitors ensure that the commutation of each diode happens freely and thus the current and voltage remains in phase with each other.
- Figure 12 shows a flow chart of a method according to an aspect of the invention for rectifying electrical power to reduce a harmonic distortion factor and/or increasing a power factor.
- Step 1201 is receiving a three phase power input, through three phase inductances, the three phase inductances being connected in series with the three phase power input and a magnetic splitter circuit
- step 1202 is splitting the three phase power input in the magnetic splitter circuit, into a first three phase system and a second three phase system, said first three phase system having signals lagging signals of the second three phase system
- step 1203 is correcting the power of the first and second three phase system by a plurality of PFC capacitors, each comprising first and second terminals, said first terminals connected to respective input terminals of a twelve pulse rectifier, and said second terminals connected to a common electrical point
- step 1204 is rectifying the power of the first and second three phase system in the twelve pulse rectifier with six input terminal to connect the first and the second three phase system.
- the invention relates to a rectifier circuit being arranged for rectifying electrical power, comprising a three phase power input, a magnetic splitter circuit being arranged for receiving the three phase power input and splitting the three phase power into a first three phase system and a second three phase system, the first three phase system having signals lagging signals of the second three phase system, a twelve pulse rectifier with six input terminal to connect the first and the second three phase system, and to generate a rectified electrical power at a power output, three phase inductances being connected in series with the three phase power input and the magnetic splitter circuit, and a plurality of power factor correction (PFC) capacitors, each comprising first and second terminals, said first terminals being connected to respective input terminals of the twelve pulse rectifier, and the second terminals being connected to at least one common electrical point.
- PFC power factor correction
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Rectifiers (AREA)
Description
- The present invention relates to a rectifier circuit for rectifying electrical power with high power factor. The invention also relates to a method for rectifying electrical power.
- An efficient usage of electrical energy is the determining solution in order to avoid future electricity shortage problems. Power electronic systems deliver a major contribution to efficiency improvements.
- The use of electrical rectifier circuits has been well known for many years. The more simple circuits, but yet more reliable ones are those with passive diodes, more advanced rectifiers uses fast switching transistors, in between there are endless combinations of both.
- The required number of power electronic systems can only be installed, if the harmonic distortions, which are produced by these systems, can be minimised.
- Although the trend over the last decades has been towards more advanced power electronic rectifiers with high frequency switching and minimized magnetic components, there are still many applications where simple power electronics combined with advanced magnetics outperform the other.
- Increased regulatory requirements for better power factor and low harmonic distortion factor have challenged the circuit design; these regulatory requirements apply to many geographical areas, and thus a global design with good power factor is to prefer. The simple rectifiers of the prior art suffer from having a low power factor compared to the fast switching rectifier circuits with build in power factor correction. Thus there has been a need for circuits with improved power factor.
- In the prior art tuned harmonic filters have been used to reduce harmonics, but they have limited performance and suffer from other disadvantages. Passive multi-phase current or voltage splitters are cost efficient, compact and highly reliable harmonics mitigation concepts for three-phase loads.
- The adequate coupling of current splitting transformers allows for a massive reduction of the magnetic volume as well as for the replacement of complex circuits by one single component.
- The power factor of an AC electrical power system is defined as the ratio of the real power flowing to the load, to the apparent power in the circuit. Thus a unity power factor can be reached when the voltage and current are in phase with each other.
- The harmonic distortion is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.
- The prior art includes the following documents.
-
US 2006/056207 discloses a filter system for attenuating electromagnetic interference (EMI) of an autotransformer-based rectification system that utilizes the leakage inductance of the autotransformer and one or more capacitors connected on the secondary side and optionally one or more differential mode inductors and input capacitors connected on the primary side to form a differential mode EMI filter. This configuration reduces the size, weight, and cost of the differential mode EMI filter when compared with a differential filter formed by placing the inductors and capacitors on the primary side. -
US 2003/223256 discloses an ac-dc converter with an integrated SVC, which would provide independent control of the active and reactive power. In a three-phase bridge converter, the SVC is either connected to the valve side of the converter transformer or to the converter transformer itself. In the latter case, the SVC could be connected to a tertiary winding of the converter transformer, or one common transformer could function as the converter transformer and the SVC transformer. Any type of SVC, including the recently developed Voltage Controlled SVC could be used as the SVC for the three-phase bridge converter with integrated SVC. The ac-dc converter with integrated SVC could eliminate the need for on-load tap changers for the converter transformer. -
DE 195 33 556 discloses a circuit with a capacitive load and an inductance at the mains input. A capacitor arrangement is provided in parallel across the input. The capacitor values are selected according to the power factor and/or the desired intermediate circuit voltage. The capacitor arrangement compensates the idle or reactive power of the input inductance. Further, the capacitors can be individually switched to regulate the rectifier output voltage. The capacitors may be connected in a star or delta configuration. Several groups of capacitors may be provided. The effective capacitance may be varied by, e.g. load switching, phase control or pulse width modulation. -
JP 2003 284343 - A paper by Sewan, Choi et. al. named: ""Polyphase transformer arrangements with reduced kVA capacities for harmonic current reduction in rectifier type utility interface", discloses polyphase power transformer arrangements with reduced kVA capacities for harmonic current reduction in high power diode rectifier-type utility interface systems. Based on the concept of an autotransformer, a 12-pulse rectifier system is realized with a resultant transformer kVA rating of 0.18P0 (pu). In this arrangement the 5, 7, 17, 19, etc. harmonics are absent from the utility input line current.
- In another paper by Qianhong Chen et. al. named: "Research of the current-injection-based P-type 12-pulse ATRU" a 12-pulse auto-transformer rectifier unit (ATRU) is a very attractive harmonic solution in aviation situation for its lower volt-ampere rating of transformer compared with other multi-pulse methods. However, the input current THD of 12-pulse ATRU is about 15% larger than 10% THD requirement by the related standards. Current-injection method is an effective harmonic mitigation method for 12-pulse rectifiers.
- An objective of the invention can be seen as providing a rectifying circuit with a high power factor, especially during full load, furthermore it is also an objective to provide a rectifier that operates with an optimal power factor in a broad load range.
- This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description. This Summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter.
- In an aspect, the present invention relates a rectifier circuit being arranged for rectifying electrical power, comprising
- a three phase power input,
- a magnetic splitter circuit being arranged for receiving the three phase power input and splitting the three phase power into a first three phase system and a second three phase system, said first three phase system having signals lagging signals of the second three phase system,
- a twelve pulse rectifier with six input terminal to connect the first and the second three phase system, and to generate a rectified electrical power at a power output,
- a three phase inductance being connected in series with the three phase power input and the magnetic splitter circuit, and wherein the three phase inductance being arranged to ensure continuous-conduction mode in the twelve pulse rectifier,
- a plurality of power factor correction (PFC) capacitors, each comprising first and second terminals, said first terminals being connected to respective input terminals of the twelve pulse rectifier, and said second terminals being connected to at least one common electrical point, wherein the plurality of PFC capacitors comprises six capacitors.
- An advantage of the first aspect of the present invention is that the problem of having a low power factor with a diode rectifier seems to be solved, as a unity power factor can be obtained with a twelve pulse.
- This is reached because of the use of the power factor correction capacitors connected to the circuit at the input terminals of the twelve pulse rectifier; provided with small capacitors.
- The use of PFC capacitors in a rectifier has been used in the prior art, but they are connected to the rectifier circuit directly at its grid input terminals, which makes them prone to cause resonances together with other loads in the grid, it also requires much larger capacitors, for the same power factor correction. The PFC capacitors of the prior art do not provide similar side effects as seen with this present circuit, such as increased DC voltage level.
- A further, but important advantage of the first aspect is an improved efficiency, as the rectified voltage level increases.
- According to one embodiment of the invention the rectifier further comprises that the signals of the first and second three phase system, being a current signal.
- An advantage of this embodiment is that using a current splitter instead of a voltage splitter, eliminates the need for an interphase reactor on the DC side of the rectifiers. Another advantage is that the physical dimensions of the magnetic circuits are smaller compared to the voltage splitting circuits.
- According to one embodiment of the invention the rectifier further comprises that the plurality of PFC capacitors are selected to have capacitances serving the purposes of increasing a power factor of the three phase power input.
- According to one embodiment of the invention the rectifier further comprises that the twelve pulse rectifier comprises a plurality of diode switches.
- An advantage of this embodiment is that the rectifier is very reliable, well proven and has higher efficiency as the semiconductor conduction losses in the diodes are very low compared to losses in transistors.
- According to one embodiment of the invention the rectifier further comprises that the twelve pulse rectifier consists of two six pulse rectifier bridges.
- An advantage of this embodiment is that the rectifier can be constructed by using standard six pulse power electronic modules and that it is modular.
- According to one embodiment of the invention the rectifier further comprises that the three phase inductances are separate magnetic components connected in series between the a three phase power input and the magnetic splitter circuit, said inductance having a value in the range of 0.1 p.u to 0.2 p.u.
- An advantage of this embodiment is that the series impedance is big enough to limit the harmonic distortion, and at the same time not so big that the voltage drop over the inductance reduces the efficiency of the rectifier too much. According to one embodiment of the invention the rectifier further comprises a second three phase inductance, wherein the three phase inductance is inserted in series between a first three phase system of the magnet splitter circuit and the rectifier, and the second three phase inductance is inserted in series between the second three phase system of the magnet splitter circuit and the rectifier.
- According to one embodiment of the invention the rectifier further comprises that each of the plurality of PFC capacitors are arranged to be connected to the circuit through electrical switches.
- An advantage of this embodiment is that the PFC capacitors can be connected to the circuit as needed.
- According to one embodiment of the invention the rectifier further comprises that the electrical switches are arranged to be operated in an open mode, when the power output is below a threshold value.
- An advantage of this embodiment is that the PFC capacitors are disconnected while the rectifier is operated at a low load, as the PFC capacitors mainly benefit the power factor at high loads.
- According to one embodiment of the invention the rectifier further comprises that each of the plurality of PFC capacitors has a capacitance value in the range of 20uF to 40uF.
- In a second aspect, the present invention relates use of the rectifier circuit according to the above mentioned aspect and its embodiment, wherein the rectifier circuit provides power to an air-conditioning unit or an air craft ground power supply unit.
- The advantages of the second aspect and its further embodiments are equivalent to the advantages for the first aspect of the present invention.
- In a third aspect, the present invention relates a method for rectifying electrical power to reduce a harmonic distortion factor and/or increasing a power factor, the method comprises:
- Receiving a three phase power input, through three phase inductances, the three phase inductances being connected in series with the three phase power input and a magnetic splitter circuit,
- splitting the three phase power input in the magnetic splitter circuit, into a first three phase system and a second three phase system, said first three phase system having signals lagging signals of the second three phase system,
- correcting the power of the first and second three phase system by a plurality of PFC capacitors, wherein the plurality of PFC capacitors comprises six capacitors, each comprising first and second terminals, said first terminals connected to respective input terminals of a twelve pulse rectifier, and said second terminals connected to a common electrical point,
- rectifying the power of the first and second three phase system in the twelve pulse rectifier in continuous-conduction mode, ensured by the three phase inductances, with six input terminals to connect the first and the second three phase system.
- The advantages of the third aspect and its embodiments are equivalent to the advantages for the first aspect of the present invention.
- The individual aspects of the present invention may each be combined with any of the other aspects. These and other aspects of the invention will be apparent from the following description with reference to the described embodiments.
- The rectifier according to the invention will now be described in more detail with regard to the accompanying figures. The figures show one way of implementing the present invention and is not to be construed as being limiting to other possible embodiments falling within the scope of the attached claim set.
-
Figure 1 shows a rectifier circuit according to the prior art. -
Figure 2 shows a rectifier circuit according to the invention. -
Figure 3a shows three current vectors with 120 degrees displacement. -
Figure 3b shows sets of currents vectors. -
Figure 4 shows power factor as a function of the load. -
Figure 5 shows distortion factor as a function of the load. -
Figure 6 shows another rectifier circuit where the invention can be applied. -
Figure 7 shows grid voltage and grid current with and without PFC capacitors. -
Figure 8 shows the current in the splitter circuit and in the PFC capacitor, for a phase current split into two currents. -
Figure 9 shows the current in the splitter circuit with the PFC capacitors disconnected, for a phase current split into two currents. -
Figure 10 shows the current difference between simulations with and without PFC capacitors. Lower part of Figure shows the sum of currents in two PFC capacitors. -
Figure 11 shows the DC voltage level with and without the PFC capacitors. -
Figure 12 is a schematic flow-chart representing the method according to the invention. -
Figure 1a shows a rectifier according to the prior art without Power Factor Correcting (PFC) capacitors for improving the power factor. The circuit comprises threecurrent sources 102 connected to acommon point 101, which could be ground. Threecurrent sources 102 together with impedances (not shown) make Thevenin equivalents for an electrical supply. The supply is connected to agrid choke 105 which again is connected to a magnetcurrent splitter circuit 110. The magnetcurrent splitter 110 splits the supply current into six phases, i.e. three plus three phases. All the phases are displaced in respect to each other supplying adiode rectifier 120. -
Figure 1b shows that the diode rectifier consist of six rectifier branches, one of them 120a, the rectified DC power feed its power into a DC bus to which acapacitor 140 is connected. -
Figure 2 shows a circuit of an embodiment of the invention. - The circuit has been realized with the following parameters.
Rated current and voltage: 140A and 3X400 Vpp
Rated power: 90kW
PFC capacitor 230: 35uF
Inductance/line choke 205: 850uH. -
Figure 2 shows the threephase power input 202, comprising threeThevenin equivalents series inductance 205. Theinductance 205, is in the present embodiment three windings 205a, 205b, 205c wound on a tree limb core with separate air cap for each phase. The air gap is not shown in the Figure, but is known to the skilled person. - In an embodiment the three inductances 205a, 205b, 205c are wound on three separate magnetic cores, each with an air gap.
- The
rectifier 220 ofFigure 2 is non-linear and then harmonics are present in the power line. To cope with the harmonics' problem, theinductor 205 and the magneticcurrent splitter 210 are used: the main function of theinductor 205 is delaying currents in respect to the voltage phasors of the three-phase power line 202; the main function of the magneticcurrent splitter 210 is splitting each of the three currents, into two phase shifted currents. - This will help to reduce harmonics that are caused when the mains is rectified to create a DC link. They will also reduce the peak currents drawn by the inverter or other device. They also help to protect the input rectifier from some mains problems. In general harmonics are seen as a source of losses in the distribution grid so they are normally avoided or seen as harmful.
- The three-phase
electric power input 202 supplies three approximately sinusoidal voltages with 120 degrees phase shift. The phase shift between the three input currents ila, ilb, and i1c flowing in the three current inputs is then equal to 120 degrees as illustrated inFigure 3A . The amplitude and the frequency of the line voltages will vary according among others to local regulations, but the frequency will be equal, in most applications, to 50 Hz or 60 Hz, and the voltage is usually comprised between 100 V and 1 kV, for example 400 V rms between phases. The frequency of 50 Hz or 60 Hz or the frequency of the power grid will be referred to in the following as the fundamental frequency of the system. - Each of the currents flowing in the three current inputs and having the reference ila, ilb, or i1c will be named in the following as the common current.
- When the
devices 210 are connected between the threephase power grid 202 and therectifier 220, they split each of the common currents ila, ilb, and ilc into two or more currents flowing in each current output. In the case shown inFigure 2 , they split each of the current ila, ilb, and ilc into two currents. All thecurrents - The value of the angle is for example 30 degrees, so that the phase shift between the two split currents, for example 212a 214a and the corresponding common current, in this case i1, is respectively of plus 15 degrees and minus 15 degrees. As discussed, a common current, for example ila, is split into two split currents: a first split current 212a, leading split current, and a second split current 214a, lagging split current. Split current 212a, 212b, 212c are leading split currents and 214a, 214b, 214c are lagging split currents.
- If the value of the angle between the two output currents is 30 degrees, as mentioned, then the length of the phasors Ia1, Ia2 Ib1, Ib2, Ic1 and Ic2 in
Figure 3B , which is the same for all represented phasors, is 51.76% of the length of each phasor of Ia, Ib, and Ic, due to the current split and the trigonometry. - The presence of the three-
phase inductor 205 before themagnetic split circuit 210 causes a lagging angle or phase shift angle between each of the voltage phasors of thepower grid 202 and the corresponding input currents i1. - The
magnetic split circuit 210 is connected to a 12-pulse rectifier followed by a DC link and a generic DC load 250. In a system comprising a three-phase power line 202,magnetic split circuit 210, a 12-pulse rectifier 220 and a DC link, an inductor or a choke can be used to have a continuous-conduction mode. - Continuous-conduction mode means that the rectifier current never goes to zero during period of the power line. On the contrary, in discontinuous-conduction-mode the current can go to zero during part of the period of the power line. In the discussed examples, the continuous-conduction mode is ensured by the three-
phase inductor 205. - The size of the phase inductors 205a, 205b, 205c depends on the wanted distortion, for this example described here a 5% distortion is used. The specific inductance value also depends on the rated current and frequency as the impedance of phase inductor is given by:
Z = ωL = 2πfL - It is normal to design the inductor according to a specific voltage drop across the inductor, at rated current, as a ratio of the rated voltage, or according to the per unit system p.u.
- In the example is the rated current 140A and the
inductance 205 is 850 uH, this leads to a voltage drop of 37V over theinductance 205, equal to 16% or 0.16 p.u. - Thus, the higher the rated current, the higher the specific voltage drop across the inductor.
- In an embodiment the
inductor 205 is designed to be 0.1 p.u. to 0.2 p.u. - In an embodiment the
inductor 205 is inserted in series between themagnet splitter circuit 210 and therectifier 220, while themagnet splitter circuit 210 is connected to the threephase power input 202. In this embodiment each of the six phase inputs of the rectifier need an inductor. - The
magnetic splitter circuit 210 is a complex magnetic circuit, although it offers no galvanic isolation, i.e. it is much smaller and weighs less than a magnet system with galvanic isolation. - The
magnetic splitter circuit 210 inFigure 2 is a current splitter meaning that it is the currents that are phase shifted instead of the voltage, known from other simpler magnetic splitter couplings, nevertheless these voltage magnetic splitter couplings will also benefit from the use of PFC capacitors. - The magnetic
current splitter circuit 210, in the example described, has the following turn ratio or number of turns:
N1:14, N2:38, and N3:52 - As one can see in
Figure 2 is the magneticcurrent splitter circuit 210 is divided into three sections and each sections are constructed with the above mentioned turn ratio. - In addition to the use of a six phase
magnet splitter circuit 210, embodiments using nine and twelve phases, and thereby feeding 18 or 24 pulse rectifiers, would also benefit from the invention of connecting PFC capacitors in parallel, between the splitter and the rectifier. - In an embodiment the twelve
pulse rectifier 220 is split into two sixpulse rectifiers - In an embodiment the twelve
pulse rectifier 220 consists of six rectifier legs 227 where each rectifier leg 227 receives a phase from the threephase currents - The three phase current system 212 is in an embodiment phase shifted 30 degrees from the three phase current system 214. The phase shift in the current happens due to the layout of the
magnetic splitter circuit 210, i.e. the number of turns, in fact one three phase system is lagging 15 degrees and the other is leading 15 degrees in respect of the input current. - Other phase shifts may occur in other embodiment. The advantage of using 30 degrees is that the 5th and the 7th harmonics are cancelled. So are also harmonics of the
order 17 and 19, 29 and 31, leaving the lowest order ripple harmonic in the DC at theorder 12. - In the
figure 2 themagnetic splitter circuit 210 is shown as an auto transformer meaning that the first three phase current system 212 and the second three phase current system 214 are galvanic connected to each other. - Each
rectifier positive terminal 224 and anegative terminal 225, whereby the DC outputs of therectifiers positive terminal 224 and thenegative terminal 225 connects respectively to a DC capacitor 240, and to a load 250. The DC capacitor 240, may consist of a plurality of parallel connected capacitors 240 (Figure 2 only shows this as one capacitor). - Depending on the DC voltage level, the DC capacitor 240, may be a stack of a plurality of capacitors connected in series, 240a, 240b. Thus in an embodiment the DC link capacitor 240 consist of at least two
capacitors - In another embodiment the DC capacitor 240 is a single capacitor.
- The power factor correction (PFC)
capacitors 230 help to correct the power factor of the rectifier. ThePFC capacitors 230 are each connected to an output phase of themagnet splitter circuit 210 in one end. - The
PFC capacitors 230 are all connected to a singlecommon point 236 in the other end, or thecapacitors 230 can be grouped into two, so the threecapacitors 230 connected torectifier 221 are terminated at a first common point and the threecapacitors 230 connected torectifier 222 are terminated at a second common point, the first and second common point are not shown inFigure 2 . - In an embodiment the PFC capacitors are commonly connected two and two, i.e. one capacitor connected to point 212a and one connected to point 214a each two capacitors are commonly connected, and similar for the other input of the
rectifier 220. As two capacitors in series can be seen as one capacitor, it means that in fact only one capacitor is connected between 212a and 214a. - The PFC effect of this embodiment is not as good as for the circuit of
Figure 2 . - The capacitance of the
capacitors 230 is chosen so the power factor (PF) reaches unity at full load. A further increase in the capacitance would shift the current from either a unity or lacking power factor, to a leading power factor, this will be discussed more latter. - In the presented example the PFC capacitors has a capacitance value in of 35uF.
- In an embodiment the capacitance of the PFC capacitors is in the range of 10uF to 100uF.
- In an embodiment the capacitance of the PFC capacitors is in the range of 20uF to 40uF.
- The positive effect of the
PFC capacitors 230 is more dominated the higher the load on the rectifier is. It is therefore desirable to disconnect thePFC capacitor 230 from the circuit when the load is low. This can be achieved by connecting the PFC capacitors to the circuit through anelectrical switch 235, which can be activated by energizing a magnetic coil winding (not shown in the Figures). - In an embodiment the electrical switch is a solid state type of switch.
- The control system (not shown in the Figures) of the rectifier can have a predetermined threshold load value of where the power factor in fact is lower when the PFC capacitor is connected.
- In an embodiment of the invention the control system disconnects the PFC capacitor when the load on the rectifier is below a load threshold.
- In an embodiment of the invention the load threshold, for where power factor is better without the
PFC capacitors 230, is about 40%-50% of full load. - Similar as for the power factor, but with opposite sign, the distortion factor is increased for low load value, thus it is desirable, not to have the PFC capacitors connected when the load is low.
- In an embodiment each of the
capacitors 230 are divided into a plurality of smaller capacitors, and each of the plurality of smaller capacitors can be connected to the circuit through a switches. Instead of connecting all the capacitance to the circuit, this embodiment allows connection of the capacitances in steps, and thereby providing more optimal operational points. - In an embodiment the capacitance of each of the plurality of capacitors is arranged so a binary combination in the capacitance is possible.
- In an embodiment the size of the PFC capacitors are selected so the power factor of the rectifying circuit reaches nearly unity, at full load.
-
Figure 4 shows the relationship between load and power factor, where the load is represented on the x-axis as a percentage of full load of a 90kW setup according toFigure 2 . The y-axis represents the power factor. Thecurve 401 is the relationship wherePFC capacitors 230 of a value of 35 µF each are connected to the circuit at any load percentage, and with agrid choke 205 of 850 µH, at a grid operating frequency of 50 Hz. - The
curve 402 is the load vs power factor relationship without thePFC capacitors 230 and still with agrid choke 205 of 850 µH, at a grid operating frequency of 50 Hz. -
Similar curve 403 is the load vs power factor relationship without thePFC capacitors 230 and asmaller grid choke 205 of 650 µH, at a grid operating frequency of 50 Hz. - The
curve 401 clearly shows that the power factor is worse, with the capacitor connected, than without them being part of the circuit, when the load is below 40-45%. It is thus desirable, only to have thecapacitors 230 connected to the circuit, when the load is above 45% or like. - In an embodiment the load is of a nature where it is either running at a load above 45% or not running, thus it will not be advantageous to be able to disconnect the
capacitors 230 through aswitch 235. - The actual load 250 connected to the
DC link terminals - In another embodiment the load 250 is a pre-conditioned air unit, which is an air conditioning unit supplying fresh air to air crafts while parked at an airport gate. The supply of conditioned air to the aircraft is often required, either the ambient air is cooled or heated.
- Although the above mentions two different areas of what the load 250 may be, the present invention is not limited to supply DC power to these two areas.
-
Figure 5 shows relationship between load and distortion factor, where the load is represented on the x-axis as a percentage of full load of a 90kW setup according toFigure 2 . The y-axis represents the distortion factor. Thecurve 501 represents the distortion factor when thePFC capacitors 230 of a value of 35 µF each are connected to the circuit at any load percentage, and with agrid choke 205 of 850 µH, at a grid operating frequency of 50 Hz. - The
curve 502 shows the load vs distortion factor relationship without thePFC capacitors 230 and still with agrid choke 205 of 850 µH, at a grid operating frequency of 50 Hz. - Finally the
curve 403 shows the load vs distortion factor relationship without thePFC capacitors 230 and with asmaller grid choke 205 of 650 µH, at a grid operating frequency of 50 Hz. -
Figure 6 shows a rectifier circuit using another type of magnet splitter circuit which works like a voltage splitter opposed to themagnetic splitter 210 inFigure 2 , which works like a current splitter. The three voltage source Va, Vb, and Vc inFigure 6 are connected to a magnetic autotransformer at a, b, and c, the voltage signals a' and a" has a phase displacement of +/- 15 degrees from the signal Va. - Simulations have been made for a circuit of
Figure 6 including power factor correction (PFC) capacitors connected to a', b' and c', and then connected to a first common point at the other terminal and similar capacitors connected to a", b" and c", and then connected to second common point. - In an embodiment the first and second common point are connected to a single common point.
- A disadvantage of the magnetic voltage splitter circuit in
Figure 6 compared to the magnetcurrent splitter 210, inFigure 2 is the need for interface reactors / transformers (seeFigure 6 ), in order to ensure load symmetry. Another advantage of the magnetic current splitter, compared to the magnetic voltage splitter is that it is smaller in its physical size
The simulations show a similar improvement of the power factor and distortion factor as for the circuit inFigure 2 . - The simulation results for the circuit in
Figure 2 will now be presented, all the simulations are made with nominal load of 90kW. -
Figure 7 shows grid voltage and grid current with and with PFC capacitors. The upperFigure 7 shows thevoltage signal 701 phase toground 201, the voltage level is 231 Vrms. - The lower
Figure 7 shows two different simulations of the current i1 drawn from thesource 202a. The current 702 is without the PFC capacitor connected and it has a current level of 138,0 Arms. The other current 703 is with the PFC capacitor connected and it has a current level of 132,7 Arms. The current 703 leads the current 702, as one would expect as the PFC capacitors improves the power factor. -
Figure 8 shows the current in the splitter circuit and in the PFC capacitor, for a phase current i1 split into two currents i2 and i5. - The Upper
Figure 8 trace 801 shows the current i2 out of the magneticcurrent splitter 210, thetrace 802 shows the current i3 which is the current flow in one 35uF PFC capacitor 236. It is clear fromtrace 802 that the currenti3 PFC capacitor 236 causes a higher pulse after each zero crossing, i.e. the PFC capacitor can be seen as it helps the commutation in the diode. - The lower
Figure 8 trace 803 shows the current i5 out of the magneticcurrent splitter 210, thetrace 804 shows the current i6 which is the current flow in another 35uF PFC capacitor 236. Similar as fortrace 804, here the extended current pulses also occur after the current zero crossing. - The current i2 and the current i5 as shown as
trace - The current 801 has a value of 68,7 Arms, while the current 802 in the PFC capacitor (I3a) = 6,4 Arms (with 2,5 Arms in the fundamental frequency). The size of the current 803 and 804 are of same sizes.
- The sum of the current i3+i6 is shown in the lower
Figure 10 astrace 1002, with 12-pulses per period. Similar plots can be made for the other phase, but with 120 degrees displacement. The current sum (I3+I6) is 8 Arms (4,7 A fundamental frequency)
Figure 9 shows the current in the splitter circuit with PFC capacitors disconnected, for a phase current i1 split into two currents i3 and i5. The UpperFigure 9 trace 901 shows the current i2 out of the magneticcurrent splitter 210, thetrace 902 shows the current i3 which is the current flow in one 35uF PFC capacitor 236, but thecapacitor 236 is not connected asswitch 235 is open, thus the current i3 is zero. - Similar the lower
Figure 9 trace 903 shows the current i5 out of the magneticcurrent splitter 210, thetrace 904 shows the current i3 which is the current flow in one 35uF PFC capacitor 236, but thecapacitor 236 is not connected asswitch 235 is open, thus the current i3 is zero
The current 901 has a value of 71,4 Arms, while the current 902 in the PFC capacitor (I3) = 0 Arms. The size of the current 903 and 904 are of same sizes. -
Figure 10 upper part shows the supply current i1 difference between simulations with and without PFC capacitors. The current difference intrace 1001 has size of 40 Arms, which in principle is the improvement in the reactive current provided by the PFC capacitors, i.e. without the PFC capacitor 236 a flow of additional 40 A(rms) reactive current would have been required. -
Figure 11 shows the DC voltage level with and without the PFC capacitors. Here is another improvement of the circuit with thePFC capacitors 236.Voltage trace 1101 is with the capacitors connected, here the DC link voltage is 495 Vdc. Thelower Voltage trace 1102 is without thePFC capacitors 236 connected, the DC voltage level is 470 Vdc. This means an improvement in the DC voltage level of 25 Vdc or 5,3%, which leads to lower currents in the rest of the circuit with the same load. -
- The size of the
grid choke 205 sets the length of the commutation time between respective diodes. The PFC capacitors ensure that the commutation of each diode happens freely and thus the current and voltage remains in phase with each other. -
Figure 12 shows a flow chart of a method according to an aspect of the invention for rectifying electrical power to reduce a harmonic distortion factor and/or increasing a power factor.Step 1201 is receiving a three phase power input, through three phase inductances, the three phase inductances being connected in series with the three phase power input and a magnetic splitter circuit,step 1202 is splitting the three phase power input in the magnetic splitter circuit, into a first three phase system and a second three phase system, said first three phase system having signals lagging signals of the second three phase system,step 1203 is correcting the power of the first and second three phase system by a plurality of PFC capacitors, each comprising first and second terminals, said first terminals connected to respective input terminals of a twelve pulse rectifier, and said second terminals connected to a common electrical point, andstep 1204 is rectifying the power of the first and second three phase system in the twelve pulse rectifier with six input terminal to connect the first and the second three phase system. - In summary the invention relates to a rectifier circuit being arranged for rectifying electrical power, comprising a three phase power input, a magnetic splitter circuit being arranged for receiving the three phase power input and splitting the three phase power into a first three phase system and a second three phase system, the first three phase system having signals lagging signals of the second three phase system, a twelve pulse rectifier with six input terminal to connect the first and the second three phase system, and to generate a rectified electrical power at a power output, three phase inductances being connected in series with the three phase power input and the magnetic splitter circuit, and a plurality of power factor correction (PFC) capacitors, each comprising first and second terminals, said first terminals being connected to respective input terminals of the twelve pulse rectifier, and the second terminals being connected to at least one common electrical point.
- The individual elements of an embodiment of the invention may be physically, functionally and logically implemented in any suitable way such as in a single unit, in a plurality of units or as part of separate functional units. The invention may be implemented in a single unit, or be both physically and functionally distributed between different units and processors.
Claims (12)
- A rectifier circuit being arranged for rectifying electrical power, comprising- a three phase power input (202),- a magnetic splitter circuit (210) being arranged for receiving the three phase power input (202) and splitting the three phase power into a first three phase system (212) and a second three phase system (214), said first three phase system having signals lagging signals of the second three phase system,- a twelve pulse rectifier (220) with six input terminal to connect the first and the second three phase system, and to generate a rectified electrical power at a power output,
characterized in that the rectifier circuit further comprises- a three phase inductance (205) being connected in series with the three phase power input and the magnetic splitter circuit, and wherein the three-phase inductance (205) being arranged to ensure continuous-conduction mode in the twelve pulse rectifier (220),- a plurality of power factor correction (PFC) capacitors (230), each comprising first and second terminals, said first terminals being connected to respective input terminals of the twelve pulse rectifier, and said second terminals being connected to at least one common electrical point (236),- wherein the plurality of PFC capacitors (230) comprises six capacitors. - The rectifier circuit according to claim 1, wherein the signals of the first and second three phase system, being a current signal.
- The rectifier circuit according to claim 1, wherein the plurality of PFC capacitors (230) are selected to have capacitances serving the purpose of reaching a unity power factor of the three phase power input (202) at a nominal load.
- The rectifier circuit according to claims 1 to 3, wherein the twelve pulse rectifier comprises a plurality of diode switches (120).
- The rectifier circuit according to claims 1 to 4, wherein the twelve pulse rectifier consists of two six pulse rectifier bridges (221, 222).
- The rectifier circuit according to claims 1 to 5, wherein the three phase inductance (205) are three separate magnetic components each connected in series between the respective phase of the three phase power input and the magnetic splitter circuit (210), said inductance having a value in the range of 0.1 p.u to 0.2 p.u.
- The rectifier circuit according to claims 1 to 5, further comprising a second three phase inductance, wherein the three phase inductance is inserted in series between a first three phase system (212) of the magnet splitter circuit (210) and the rectifier (221), and the second three phase inductance is inserted in series between the second three phase system (214) of the magnet splitter circuit and the rectifier (222).
- The rectifier circuit according to claims 1 to 7, wherein each of the plurality of PFC capacitors are arranged to be connected to the circuit through electrical switches (235).
- The rectifier circuit according to claim 8, wherein the electrical switches (235) are arranged to be operated in an open mode, when the power output is below a threshold value.
- The rectifier circuit according to claims 1 to 9, wherein each of the plurality of PFC capacitors (230) has a capacitance value in the range of 20uF to 40uF.
- Use of the rectifier circuit according to the proceeding claims, wherein the rectifier circuit provides power to an air-conditioning unit or an air craft ground power supply unit.
- A method for rectifying electrical power to reduce a harmonic distortion factor and/or increasing a power factor, the method comprises:- Receiving a three phase power input (202), through three phase inductances (205), the three phase inductances being connected in series with the three phase power input (202) and a magnetic splitter circuit (210),- splitting the three phase power input (202) in the magnetic splitter circuit (210), into a first three phase system (212) and a second three phase system (214), said first three phase system having signals lagging signals of the second three phase system,- correcting the power of the first (212) and second (214) three phase system by a plurality of PFC capacitors (230), wherein the plurality of PFC capacitors (230) comprises six capacitors, each comprising first and second terminals, said first terminals connected to respective input terminals of a twelve pulse rectifier, and said second terminals connected to a common electrical point (236),- rectifying the power of the first and second three phase system in the twelve pulse rectifier (220) in continuous-conduction mode, ensured by the three phase inductances (205), with six input terminals to connect the first and the second three phase system (212, 214).
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES13176268T ES2778058T3 (en) | 2013-07-12 | 2013-07-12 | 12-pulse rectifier with input capacitors for power factor improvement |
EP13176268.4A EP2824819B1 (en) | 2013-07-12 | 2013-07-12 | 12-pulse rectifier with input capacitors for power factor improvement |
US14/904,448 US10033295B2 (en) | 2013-07-12 | 2014-07-10 | Rectifier with improved power factor |
PCT/IB2014/062990 WO2015004622A1 (en) | 2013-07-12 | 2014-07-10 | 12-pulse rectifier with input capacitors for power factor improvement |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP13176268.4A EP2824819B1 (en) | 2013-07-12 | 2013-07-12 | 12-pulse rectifier with input capacitors for power factor improvement |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2824819A1 EP2824819A1 (en) | 2015-01-14 |
EP2824819B1 true EP2824819B1 (en) | 2020-01-08 |
Family
ID=48782248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP13176268.4A Active EP2824819B1 (en) | 2013-07-12 | 2013-07-12 | 12-pulse rectifier with input capacitors for power factor improvement |
Country Status (4)
Country | Link |
---|---|
US (1) | US10033295B2 (en) |
EP (1) | EP2824819B1 (en) |
ES (1) | ES2778058T3 (en) |
WO (1) | WO2015004622A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2703984C2 (en) * | 2019-01-16 | 2019-10-23 | Евгений Николаевич Коптяев | Double-channel straightening method |
US11450477B2 (en) * | 2020-03-31 | 2022-09-20 | Karma Automotive Llc | Phase-shift autotransformer, multi-pulse rectifier systems and fast charging |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011154040A1 (en) * | 2010-06-10 | 2011-12-15 | Schaffner Emv Ag | Harmonic cancelling interphase magnetic device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3393617B2 (en) * | 1994-03-09 | 2003-04-07 | 勲 高橋 | Three-phase sine wave input switching power supply circuit |
DE19533556C1 (en) * | 1995-09-11 | 1996-12-12 | Siemens Ag | Three=phase rectifier circuit esp. for high frequency x=ray generators |
JP3959481B2 (en) * | 2002-03-25 | 2007-08-15 | 三菱電機株式会社 | Harmonic suppression circuit, motor drive system |
US20030223256A1 (en) * | 2002-06-04 | 2003-12-04 | Vithayathil John J. | AC-DC converters with integrated SVC |
GB0325067D0 (en) * | 2003-10-27 | 2003-12-03 | Goodrich Actuation Systems Ltd | Multi-pulse converter circuits |
US7095636B2 (en) * | 2004-09-15 | 2006-08-22 | Honeywell International Inc. | Electromagnetic interference filter for an autotransformer |
JP5627701B2 (en) * | 2010-10-13 | 2014-11-19 | 三菱電機株式会社 | Three-phase AC / DC converter and air conditioner using three-phase AC / DC converter |
-
2013
- 2013-07-12 ES ES13176268T patent/ES2778058T3/en active Active
- 2013-07-12 EP EP13176268.4A patent/EP2824819B1/en active Active
-
2014
- 2014-07-10 WO PCT/IB2014/062990 patent/WO2015004622A1/en active Application Filing
- 2014-07-10 US US14/904,448 patent/US10033295B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011154040A1 (en) * | 2010-06-10 | 2011-12-15 | Schaffner Emv Ag | Harmonic cancelling interphase magnetic device |
Non-Patent Citations (3)
Title |
---|
KOLAR J W ET AL: "Status of the techniques of three-phase rectifier systems with low effects on the mains", TELECOMMUNICATION ENERGY CONFERENCE, 1999. INTELEC '99. THE 21ST INTER NATIONAL COPENHAGEN, DENMARK 6-9 JUNE 1999, PISCATAWAY, NJ, USA,IEEE, US, 6 June 1999 (1999-06-06), pages 16pp, XP010351432, ISBN: 978-0-7803-5624-5 * |
NIERMANN C ED - LEONHARD W ET AL: "NEW RECTIFIER CIRCUITS WITH LOW MAINS POLLUTION AND ADDITIONAL LOW COST INVERTER FOR ENERGY RECOVERY", PROCEEDINGS OF THE EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS. (EPE). AACHEN, 9 - 12 OCTOBER, 1989, DUSSELDORF, EPE SECRETARIAT, DE, vol. 3, 9 October 1989 (1989-10-09), pages 1131 - 1136, XP000143527 * |
YASUYUKI NISHIDA ET AL: "Three-phase harmonic reducing diode rectifier", POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (EPE/PEMC), 2012 15TH INTERNATIONAL, IEEE, 4 September 2012 (2012-09-04), pages LS3e.3 - 1, XP032312045, ISBN: 978-1-4673-1970-6, DOI: 10.1109/EPEPEMC.2012.6397443 * |
Also Published As
Publication number | Publication date |
---|---|
WO2015004622A1 (en) | 2015-01-15 |
EP2824819A1 (en) | 2015-01-14 |
US10033295B2 (en) | 2018-07-24 |
ES2778058T3 (en) | 2020-08-07 |
US20160149510A1 (en) | 2016-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7724549B2 (en) | Integrated power conditioning system and housing for delivering operational power to a motor | |
US8451636B2 (en) | Static converter and method for starting up the converter | |
US10205384B2 (en) | Resonant AC-to-DC converter | |
KR20100093078A (en) | Power control | |
US8964423B2 (en) | Low weight 3-phase 5-output wire power conversion system for micro-grid | |
Kalpana et al. | Autoconnected-transformer-based 20-pulse AC–DC converter for telecommunication power supply | |
US20150043254A1 (en) | Grid feed apparatus, energy feed system and method for operating a grid feed apparatus | |
WO2006031966A2 (en) | Electromagnetic interference filter for an autotransformer | |
Baitha et al. | A comparative analysis of passive filters for power quality improvement | |
US9413221B1 (en) | Power conversion using a series of power converters | |
EP2888639A2 (en) | Distribution transformer | |
US9866103B2 (en) | Magnetic capacitive current limit circuit for transformers | |
Kalpana et al. | Harmonic mitigator based on 12-pulse ac–dc converter for switched mode power supply | |
US20140204614A1 (en) | Rectified high frequency power supply with low total harmonic distortion (thd) | |
EP2824819B1 (en) | 12-pulse rectifier with input capacitors for power factor improvement | |
US20130323136A1 (en) | Power supply arrangement with an inverter for producing a single-phase alternating current | |
US20190305692A1 (en) | Transformer-less Tapped Point AC Voltage Splitter for Full Bridge DC AC Inverters | |
CN103839666A (en) | Multiphase self-coupling phase-shifting rectifier transformer | |
EP4087082A1 (en) | Zero-sequence current balancer with a real power injector for a three-phase power system | |
US9490720B1 (en) | Power conversion with solid-state transformer | |
US9236811B2 (en) | Multiphase transformer rectifier unit | |
Shah et al. | Step-by-step design of an LCL filter for three-phase grid interactive converter | |
CN115398573A (en) | Phase-shifting autotransformer, multi-pulse rectifier system and fast charging | |
Qiu et al. | A delta-type autotransformer based 36-pulse AC-DC converter | |
Giri et al. | Transformer based Passive Neutral Current Compensation Techniques in Distributed Power Generation System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
17P | Request for examination filed |
Effective date: 20130712 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
R17P | Request for examination filed (corrected) |
Effective date: 20150706 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170111 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H02M 7/06 20060101ALI20190702BHEP Ipc: H02M 7/155 20060101ALI20190702BHEP Ipc: H02M 1/42 20070101ALI20190702BHEP Ipc: H02M 7/08 20060101AFI20190702BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20190820 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013064791 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 1223914 Country of ref document: AT Kind code of ref document: T Effective date: 20200215 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20200108 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200408 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200531 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
REG | Reference to a national code |
Ref country code: ES Ref legal event code: FG2A Ref document number: 2778058 Country of ref document: ES Kind code of ref document: T3 Effective date: 20200807 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200409 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200508 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200408 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013064791 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1223914 Country of ref document: AT Kind code of ref document: T Effective date: 20200108 |
|
26N | No opposition filed |
Effective date: 20201009 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20200731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200712 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200731 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200712 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20200108 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20230727 Year of fee payment: 11 Ref country code: ES Payment date: 20230804 Year of fee payment: 11 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230725 Year of fee payment: 11 Ref country code: DE Payment date: 20230727 Year of fee payment: 11 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20231101 |