EP2549384A4 - Multi-core processor system, arbitration circuit control method, and arbitration circuit control program - Google Patents
Multi-core processor system, arbitration circuit control method, and arbitration circuit control programInfo
- Publication number
- EP2549384A4 EP2549384A4 EP10847910.6A EP10847910A EP2549384A4 EP 2549384 A4 EP2549384 A4 EP 2549384A4 EP 10847910 A EP10847910 A EP 10847910A EP 2549384 A4 EP2549384 A4 EP 2549384A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- cpu
- access
- circuit control
- arbitration circuit
- cpus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5083—Techniques for rebalancing the load in a distributed system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
- G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Abstract
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2010/054709 WO2011114496A1 (en) | 2010-03-18 | 2010-03-18 | Multi-core processor system, arbitration circuit control method, and arbitration circuit control program |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2549384A1 EP2549384A1 (en) | 2013-01-23 |
EP2549384A4 true EP2549384A4 (en) | 2013-05-22 |
EP2549384B1 EP2549384B1 (en) | 2018-01-03 |
Family
ID=44648624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10847910.6A Not-in-force EP2549384B1 (en) | 2010-03-18 | 2010-03-18 | Multi-core processor system, arbitration circuit control method, and arbitration circuit control program |
Country Status (5)
Country | Link |
---|---|
US (1) | US9110733B2 (en) |
EP (1) | EP2549384B1 (en) |
JP (1) | JP5541355B2 (en) |
CN (1) | CN102804149B (en) |
WO (1) | WO2011114496A1 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103150005A (en) * | 2013-03-01 | 2013-06-12 | 福州瑞芯微电子有限公司 | Multi-core structure for asymmetric low-power mobile device |
JP6060098B2 (en) * | 2014-01-29 | 2017-01-11 | 日本電信電話株式会社 | Response quality estimation apparatus, response quality estimation method and program |
US9483299B2 (en) * | 2014-06-30 | 2016-11-01 | Bmc Software, Inc. | Capacity risk management for virtual machines |
JP6490552B2 (en) * | 2015-09-29 | 2019-03-27 | シャープ株式会社 | Information processing apparatus, electronic apparatus, control program, and information processing apparatus control method |
CN106793093B (en) * | 2015-11-19 | 2019-12-06 | 大唐移动通信设备有限公司 | Service processing method and device |
US9971580B2 (en) | 2016-03-18 | 2018-05-15 | Intel Corporation | Fast access and use of common data values relating to applications in parallel computing environments |
CN105808357B (en) * | 2016-03-29 | 2021-07-27 | 沈阳航空航天大学 | Multi-core multi-thread processor with accurately controllable performance |
JP6895719B2 (en) * | 2016-06-24 | 2021-06-30 | 日立Astemo株式会社 | Vehicle control device |
FR3061327B1 (en) * | 2016-12-26 | 2019-05-31 | Thales | METHOD FOR CONTROLLING A MULTI-HEART PROCESSOR AND ASSOCIATED CALCULATOR |
US10824475B2 (en) * | 2017-03-24 | 2020-11-03 | Tata Consultancy Services Limited | Systems and methods for estimating computation times a-priori in fog computing robotics |
JP6995644B2 (en) * | 2018-01-23 | 2022-01-14 | 日立Astemo株式会社 | Electronic control device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060136681A1 (en) * | 2004-12-21 | 2006-06-22 | Sanjeev Jain | Method and apparatus to support multiple memory banks with a memory block |
EP1785828A1 (en) * | 2005-11-01 | 2007-05-16 | Hitachi, Ltd. | Storage system |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2504818B2 (en) * | 1988-11-24 | 1996-06-05 | 富士通株式会社 | Common memory control method in multiprocessor device |
JPH07281942A (en) * | 1994-04-14 | 1995-10-27 | Asahi Kasei Micro Syst Kk | Arbitration method for shared resources |
US5682522A (en) * | 1995-07-18 | 1997-10-28 | Silicon Integrated Systems Corp. | Shared memory architecture of graphics frame buffer and hard disk cache |
JPH10143382A (en) * | 1996-11-08 | 1998-05-29 | Hitachi Ltd | Method for managing resource for shared memory multiprocessor system |
JPH11110363A (en) | 1997-09-30 | 1999-04-23 | Sharp Corp | Multiprocessor system |
JP2002244917A (en) * | 2001-02-15 | 2002-08-30 | Matsushita Electric Ind Co Ltd | Access management device and program |
JP2003271404A (en) * | 2002-03-19 | 2003-09-26 | Fujitsu Ltd | Multiprocessor system |
US20060136381A1 (en) * | 2004-12-17 | 2006-06-22 | Glaser Howard J | Method and system for a text based search of a self-contained document |
JP2007004595A (en) | 2005-06-24 | 2007-01-11 | Hitachi Ltd | Computer control method, computer, information processing system and program |
EP1949203B1 (en) | 2005-07-14 | 2011-11-30 | Nxp B.V. | Using historic load profiles to dynamically adjust operating frequency and available power to a handheld multimedia device processor core |
TW200805047A (en) | 2005-12-23 | 2008-01-16 | Koninkl Philips Electronics Nv | Performance analysis based system level power management |
JP2008027245A (en) * | 2006-07-21 | 2008-02-07 | Matsushita Electric Ind Co Ltd | Memory access controller and memory access control method |
JP2008117001A (en) * | 2006-10-31 | 2008-05-22 | Matsushita Electric Works Ltd | Shared memory interface |
CN100562854C (en) * | 2008-03-11 | 2009-11-25 | 浙江大学 | The implementation method of load equalization of multicore processor operating system |
US8209493B2 (en) * | 2008-03-26 | 2012-06-26 | Intel Corporation | Systems and methods for scheduling memory requests during memory throttling |
JP2009251871A (en) * | 2008-04-04 | 2009-10-29 | Nec Corp | Contention analysis device, contention analysis method, and program |
CN101610209B (en) * | 2008-11-28 | 2011-08-03 | 北京网康科技有限公司 | Method and device for multi-core parallel concurrent processing of network traffic flows |
-
2010
- 2010-03-18 CN CN201080065475.9A patent/CN102804149B/en not_active Expired - Fee Related
- 2010-03-18 EP EP10847910.6A patent/EP2549384B1/en not_active Not-in-force
- 2010-03-18 WO PCT/JP2010/054709 patent/WO2011114496A1/en active Application Filing
- 2010-03-18 JP JP2012505399A patent/JP5541355B2/en not_active Expired - Fee Related
-
2012
- 2012-09-13 US US13/613,634 patent/US9110733B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060136681A1 (en) * | 2004-12-21 | 2006-06-22 | Sanjeev Jain | Method and apparatus to support multiple memory banks with a memory block |
EP1785828A1 (en) * | 2005-11-01 | 2007-05-16 | Hitachi, Ltd. | Storage system |
Non-Patent Citations (1)
Title |
---|
See also references of WO2011114496A1 * |
Also Published As
Publication number | Publication date |
---|---|
JP5541355B2 (en) | 2014-07-09 |
US9110733B2 (en) | 2015-08-18 |
CN102804149A (en) | 2012-11-28 |
US20130013834A1 (en) | 2013-01-10 |
WO2011114496A1 (en) | 2011-09-22 |
CN102804149B (en) | 2016-01-13 |
JPWO2011114496A1 (en) | 2013-06-27 |
EP2549384A1 (en) | 2013-01-23 |
EP2549384B1 (en) | 2018-01-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2549384A4 (en) | Multi-core processor system, arbitration circuit control method, and arbitration circuit control program | |
EA201390868A1 (en) | METHOD AND SYSTEM FOR COMPUTATIONAL ACCELERATION OF SEISMIC DATA PROCESSING | |
BR122019013525A8 (en) | HETEROGENEOUS THREE-DIMENSIONAL CIRCUIT BATTERY, SYSTEM COMPRISING THE BATTERY, METHOD FOR INTERCONNECTING A HETEROGENEOUS THREE-DIMENSIONAL CIRCUIT BATTERY AND APPARATUS | |
GB2476360B (en) | Sharing virtual memory-based multi-version data between the heterogenous processors of a computer platform | |
GB2497835B (en) | Increasing memory capacity in power-constrained systems | |
IN2014KN03052A (en) | ||
WO2014028109A3 (en) | Memory sharing via a unified memory architecture | |
WO2011103825A3 (en) | Method and device for balancing load of multiprocessor system | |
GB2520852A (en) | Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions | |
WO2013102532A3 (en) | Providing logical partitions with hardware-thread specific information reflective of exclusive use of a processor core | |
EP2271992A4 (en) | Method and system for generating and delivering inter-processor interrupts in a multi-core processor and in certain shared-memory multi-processor systems | |
GB201212181D0 (en) | Debug architecture | |
EP2619687A4 (en) | Sharing virtual functions in a shared virtual memory between heterogeneous processors of a computing platform | |
GB2488260A (en) | Computer-implemented method of processing resource management | |
WO2011126625A3 (en) | Scheduling memory access requests using predicted memory timing and state information | |
GB201316951D0 (en) | Systems, apparatuses, and methods for stride pattern gathering of data element and stride pattern scattering of data elements | |
EP2592549A4 (en) | Virtual computer system, virtual computer control method and accumulation circuit | |
BR112016025434A2 (en) | motion direction and application determination | |
EP2726978A4 (en) | Dynamic pinning of virtual pages shared between different type processors of a heterogeneous computing platform | |
BR112016001013A2 (en) | COMPUTING ARCHITECTURE WITH PERIPHERALS | |
WO2013016385A3 (en) | Multi-core shared page miss handler | |
JP2013156984A5 (en) | ||
GB2506048A (en) | Unified, adaptive RAS for hybrid systems | |
IN2014CH00978A (en) | ||
EP2581832A4 (en) | Memory access control device, multi-core processor system, memory access control method, and memory access control program |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20121015 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20130422 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 15/16 20060101ALI20130416BHEP Ipc: G06F 9/46 20060101AFI20130416BHEP |
|
DAX | Request for extension of the european patent (deleted) | ||
17Q | First examination report despatched |
Effective date: 20160614 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R079 Ref document number: 602010047865 Country of ref document: DE Free format text: PREVIOUS MAIN CLASS: G06F0012000000 Ipc: G06F0009500000 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 9/50 20060101AFI20170703BHEP |
|
INTG | Intention to grant announced |
Effective date: 20170726 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 960890 Country of ref document: AT Kind code of ref document: T Effective date: 20180115 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602010047865 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20180103 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 960890 Country of ref document: AT Kind code of ref document: T Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180403 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180403 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180503 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180404 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602010047865 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20180331 |
|
26N | No opposition filed |
Effective date: 20181005 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180403 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180318 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20181002 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180318 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180331 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180403 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180331 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180331 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180331 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180318 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20100318 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20180103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180103 |