EP2517535A1 - CIRCUIT FOR OPERATING LIGHT EMITTING DIODES (LEDs) - Google Patents

CIRCUIT FOR OPERATING LIGHT EMITTING DIODES (LEDs)

Info

Publication number
EP2517535A1
EP2517535A1 EP10798097A EP10798097A EP2517535A1 EP 2517535 A1 EP2517535 A1 EP 2517535A1 EP 10798097 A EP10798097 A EP 10798097A EP 10798097 A EP10798097 A EP 10798097A EP 2517535 A1 EP2517535 A1 EP 2517535A1
Authority
EP
European Patent Office
Prior art keywords
switch
choke
current
signal
converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP10798097A
Other languages
German (de)
French (fr)
Other versions
EP2517535B1 (en
Inventor
Michael Zimmermann
Eduardo Pereira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tridonic AG
Original Assignee
Tridonic AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tridonic AG filed Critical Tridonic AG
Priority to EP10798097.1A priority Critical patent/EP2517535B1/en
Publication of EP2517535A1 publication Critical patent/EP2517535A1/en
Application granted granted Critical
Publication of EP2517535B1 publication Critical patent/EP2517535B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • H05B45/14—Controlling the intensity of the light using electrical feedback from LEDs or from LED modules
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/37—Converter circuits
    • H05B45/3725—Switched mode power supply [SMPS]
    • H05B45/375—Switched mode power supply [SMPS] using buck topology
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/40—Details of LED load circuits
    • H05B45/44—Details of LED load circuits with an active control inside an LED matrix

Definitions

  • the present invention relates to a circuit arrangement for operating light emitting diodes and to a method for achieving this purpose.
  • Fig. 1 shows, for example, spectra of a blue 1, a green 2, a yellow 3 and a red 4 light emitting diode.
  • Modules are known in which light emitting diodes of different colours, e.g. blue and yellow (two LEDs) or red, green and blue (RGB) are combined in such a way that their light is mixed, for example, by means of a diffusion screen and that the mixed light appears white or that the spectrum 5 of the light resulting therefrom extends over the whole visible range.
  • the colour rendering index expresses how close the colour rendering of an artificial lighting means comes to the broadly distributed continuous spectrum of natural sunlight. As is generally known, this cannot be expressed solely by the colour temperature because the colour temperature does not indicate whether there may be gaps in the spectrum of an artificial lighting means. These spectral gaps thus arise when RGB light emitting diodes are connected to each other. However, these troughs are also found when so-called white light emitting diodes are used. These are light emitting diodes which are combined with photoluminescent material (fluorescence stain, luminescent material) . The light from the LED chip in a first spectrum is partially converted into a second spectrum by the phosphorous layer or colour conversion layer formed thereby. The mixture of the first and second spectrum then produces the spectrum of white light.
  • photoluminescent material fluorescence stain, luminescent material
  • Fig. 2 shows the spectrum of such a white light emitting diode.
  • shortwave light such as, for example, blue light 8 can be converted into longwave light, for example, in the yellow or red wavelength range 9.
  • the object of the present invention is to provide an improved control circuit and control method for operating for light emitting diodes. This object is achieved by a device and a method having the features of the independent claims.
  • a first aspect of the invention relates to a driving circuit for provision of an operating current for at least one lighting means, such as e.g. a light emitting diode
  • the driving circuit comprising a switched converter having a switch controlled by a control circuitry, wherein a choke is charged when the control circuitry control the switch in its conducting state and the choke is de-charged when the control circuits controls the switch in its nonconducting state, wherein by supplying an external signal or an internal feedback signal to the control circuitry, the control circuitry is designed to adapt the clocking of the switch in order to adapt the operating mode of the switched converter.
  • the operating mode of the driving circuit arrangement and therefore of the switched converter can be selected out of three, so called continuos conduction mode, the so called borderline or critical conduction mode or the discontinues conduction mode, or a combination of them.
  • the switched converter may be a DC/DC converter.
  • the switched converter may be a buck converter, a boost converter, a fly-back converter, a buck-boost converter or a switched power factor correction circuit.
  • the external signal may be at least one of a dimming signal, a color control signal and a color temperature signal .
  • the feedback signal may be at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit.
  • the load characteristic signal may represent the number and/or the topology of at least two LEDs driven by the driving circuit.
  • the control circuitry may be an integrated circuit such as e.g. an ASIC or a microcontroller or a hybrid thereof.
  • a further aspect of the invention relates to a method for dimming at least one LED using a switched converter for supplying the at least one LED with electrical power, wherein the dimming selectively is performed via at least two dimming modes out of the three following dimming modes :
  • a first dimming mode in which the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter, wherein the fall of the choke current, caused by switching off the switch of the switched converter at the peak, is stopped by switching on the switch of the switched converter at the latest when the falling choke current reaches a non-zero value,
  • the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter, wherein the choke current is allowed to drop to zero and made to raise again as soon as the zero value has been reached, and
  • a third dimming mode in which, in addition or alternatively to the adjustment of the time period for allowing the current to rise to a peak value, the duration of a non-zero time period between the falling choke current reaching zero and the switching-on of the switch of the switched converter in order to cause the choke current to raise again is adjusted.
  • the first and second dimming mode may be selected depending on the value of a external signal or an internal feedback signal of the switched converter.
  • the external signal may be at least one of a dimming signal, a color control signal and a color temperature signal .
  • the feedback signal may be at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit.
  • Fig. 1 shows a further exemplified embodiment
  • Fig. 2 shows signal curves for a continuous
  • Fig. 3 shows signal curves for a critical
  • Fig. 4 shows signal curves for a discontinuous conduction mode of a switched regulator
  • Fig. 5 shows a switched power factor
  • Fig. 6 shows a buck converter used as a
  • Fig. 1 shows a first exemplified embodiment of a circuit arrangement 130 for controlling the light emitting diode 34 in accordance with the invention.
  • the circuit arrangement 130 has a switched converter which is formed by the choke LI, the capacitor CI, the free-wheeling diode Dl, the switch SI and the light emitting diodes 34.
  • the switch SI is controlled by a control circuitry, such as an IC (microcontroller, ASIC, hybrid thereof etc.) .
  • the switched converter is formed as a buck converter, however, other topologies such as a boost converter (see figure 5), a flyback converter, a PFC or even a buck-boost converter can also be used.
  • a plurality of resistors is provided in order to monitor the currents and voltages in the switched converter and at the light emitting diodes 34.
  • the resistor Rs thus serves to monitor the current through the switch SI during the switch-on period of the switch SI, wherein the current is represented by the voltage U s across the shunt R s .
  • the current i F flows through the load, i.e. the LEDs.
  • the current i L flows through the choke Ll.
  • the two voltage dividers R3/ R4 and Rl/ R2 serve to monitor the voltage U LED across the light emitting diodes 34.
  • the light emitting diodes 34 can also be connected in series with the choke Ll.
  • the switch SI of the switched converter is controlled by the control circuit IC.
  • the control circuit IC can be supplied externally and/or internally with desired values which specify the time-averaged desired current through the light emitting diodes.
  • internal feedback signals can be supplied to the control circuit IC from the supply voltage, the switched regulator and/or the load circuit comprising one or more LEDs.
  • the control circuit IC can be supplied with a colour locus correction command as an external desired value.
  • This colour locus correction command can selectively trigger the amplitude spread and possibly also specify the extent of the amplitude spread.
  • the colour locus correction command therefore specifies an adaptation of the spectrum.
  • the circuit arrangement 130 is an advantageous embodiment to achieve control of the light emitting diodes 34 in accordance with the invention with the smallest possible losses .
  • the circuit arrangement 130 is controlled in such a way that the current i L through the choke LI never falls to zero but maintains a value which is constant on average (this is called the continuous conduction mode as the current i L is never allowed to drop to zero) .
  • the choke LI is magnetised in a first phase by switching on the switch SI.
  • the current i L through the choke LI can be monitored in this phase by means of the resistor Rs . certain current value (upper limit value) is achieved, the switch SI is opened.
  • the current i L is now driven further through the free-wheeling diode Dl and the light emitting diodes 34.
  • the current i L through the choke LI thus slowly falls.
  • the capacitor CI is also charged.
  • the reduction in the demagnetisation and in the current i L through the choke LI can be monitored by the two voltage dividers R3/ R4 and Rl/ R2. If the current i L reaches a certain lower limit value, the switch SI is switched on and the choke Ll is magnetised. While the free-wheeling diode Dl now blocks the current flow, the capacitor CI is discharged via the light emitting diodes 34.
  • the circuit arrangement 130 is thus operated in the high-frequency range.
  • the circuit arrangement 130 can also be operated in the so-called borderline (or critical mode) , in which the current is allowed to drop to zero, but caused ti raise again immediately when reaching the zero value.
  • the borderline mode operation produces an operating current 100 in accordance with Figure 3.
  • the choke Ll is magnetised, starting from complete demagnetisation, by closing the switch SI until the maximum value ⁇ has been achieved.
  • the switch SI is now opened and the choke Ll demagnetised, which leads to a fall in the operating current.
  • the time when the zero point of the operating current is achieved can be determined.
  • the switch Si can be closed and the choke LI can be magnetised again.
  • the circuit arrangement 130 can, for example, also be operated in an operating mode in accordance with Fig. 2.
  • the choke LI is magnetised, starting from complete demagnetisation, by closing the switch SI until the maximum value ⁇ has been achieved.
  • the switch SI is now opened and the choke LI is demagnetised but only until an internally set lower limit value just below the maximum value ⁇ is achieved. If this value has been achieved, the switch SI is switched on, such that a hysteresis control is achieved.
  • the circuit arrangement 130 is now operated in a so-called continuous conduction mode CCM until the time duration Tnom has elapsed.
  • the switch SI is permanently open and the choke LI is demagnetised, which leads to a fall in the choke current i L .
  • the time when the zero point of the choke current i L is reached can be determined.
  • the switch SI can be closed and the choke LI can be magnetised.
  • the switch SI has two different switching frequencies, during the time duration Tnom it is controlled with a higher clock frequency in comparison to the time durations Tr, Tf and T off .
  • an external signal such as, for example, a colour locus correction command
  • the operating mode of the circuit arrangement 130 and therefore of the switched converter can be selected and adapted.
  • Operation in the so-called continuous conduction mode, in the so-called borderline or critical mode, the discontinuous mode (in which the current remains at zero fpr a time period larger than zero) or even a combination of the three operating modes can be selected for example. This aspect of the invention will be further explained later on with reference to figures 14 to 18.
  • a switched converter (buck converter, boost converter, PFC converter, flyback converter, etc.) selectively operates in at least two different operation modes, which different operation modes e.g. can be different dimming modes.
  • the at least two different operation modes can be selected e.g. from:
  • the different dimming modes can e.g. be used to have a first dimming range up to a defined threshold value, and a second dimming range in which the switch converter is in a different operation mode than in the first dimming range.
  • a third dimming range can be provided in which the switch converter is operated in a third operation mode (which is different both to the first and second operation mode) .
  • Figure 2 shows different signal curves when a switched converter is operated in the so-called continuous conduction mode CCM.
  • the current through the load (LEDs) is not exactly following the choke current i L , as the storage capacitor CI has a filtering effect.
  • the power supplied to the LED load is a function of the time average value of the choke current. Obviously, by increasing the time period t 0ff during which the switch is in the non-conducting state, the average value of the choke current i L can be reduced, leading to a downwards dimming (reduced power) of the LED load.
  • Figure 3 shows the so-called borderline or critical conduction mode, in which the non-conducting period of the switch SI, the time period t 0ff as well as the switching-on time period t on have been increased such that the current i L is allowed to drop to zero during the non-conducting time period t off , the switch SI is switched on (put in the conducting state) by the control circuitry as soon as it has reached the zero value.
  • FIG 4 now illustrates the already mentioned third operation mode for a switch converter, the so-called discontinuous conduction mode.
  • the choke current i L is again be allowed to drop to zero.
  • the switch SI is not immediately switched on upon the choke current i L reaching the zero value.
  • the non conducting time period t 0ff is extended such that there is a non zero time period during which the choke current I L remains at zero.
  • a dimming can be achieved e.g. by increasing the t off value and thus the time period in which the choke current i L is zero.
  • Figure 5 shows an actively switched power factor correction circuit PFC, which according to the invention can selectively operate in a least two different modes, when assessed by the respective waveform of the choke current i L .
  • the power circuitry is depicted as a micro controller ⁇ , although e.g. also an ASIC or a hybrid version of a microcontroller and an ASIC can be used.
  • Internal feedback signals from the switched controller can be fed back to the control circuitry.
  • Typical examples are the sensed input voltage of the switched converter, a zero crossing detection signal for detecting the zero crossing of the choke current i L , a signal indicating the current through the switch SI and furthermore, feedback signals from the load such as e.g. the lighting means (LED) voltage, the lighting means (LED) current and the load characteristics, i.e. a signal indicating e.g. the number and the topology of several connected LEDs driven as a load.
  • the load e.g. the lighting means (LED) voltage, the lighting means (LED) current and the load characteristics, i.e. a signal indicating e.g. the number and the topology of several connected LEDs driven as a load.
  • control circuitry as shown in figures 5 or 6 for a switched lighting means converter can operate selectively in different operation modes, i.e. the continuous conduction mode of figure 24, the borderline (critical) conduction mode of figure 3 or the discontinuous conduction mode of figure 4.
  • the control circuitry will select the best-suited operation mode according to any of the internal and/or external feedback signals, examples of which are given above .
  • Figure 6 shows a buck converter used as a current source of one or more LEDs driven as a load.
  • different internal feedback signals e.g. input or supply voltage, zero crossing detection, switch current, load characteristic, power consumption representing parameters
  • external signals e.g. external dimming control signals
  • An advantage is that without changing the dimensions of the hardware elements, such as for example the choke LI and the storage capacitor CI, varying loads, such as for example different topologies or different numbers of driven LEDs can be operated by the switched conducting means converter, all by having reasonable switching times and freguencies for the choke current i L and thus the LED current i F .
  • a choke LI with a maximum allowed current of 0.55 A can be used in the continuous conduction mode (CCM) for a LED current i F up to 500 mA (average value) , wherein the t on -time period duration for the switch SI primarily depends on the amplitude (RMS value) of the supply voltage V in and the voltage across the LEDs UL E D- If it is desired (indicated e.g. via an external or internal dimming command) to reduce the average value of the LED current i F , obviously the t on -time period has to be reduced, especially when also U LE D is small. This reduction of Ton-time period for the switch SI will thus lead to very high switching frequencies.
  • the choke current i L will eventually be allowed to drop to zero, which corresponds to a dimming of the LEDs, in which the LED current i F time average basis is only 50% of the allowed maximum LED current i F .
  • the dimming value of 50% leads to a change of the previous continuous conduction mode to the borderline mode .
  • the switched converter will change from the borderline conduction mode to the discontinuous conduction mode depicted in figure 4.
  • the t 0ff time period will be further increased in order to further reduce the average LED current i F all by having a t on time period is not too small, i.e. below a certain lower threshold value representing the minimum value possible e.g. with the clocking of the control circuitry.
  • control circuitry will use an operation mode for the switched lighting means converter depending on the load, the current requirements of the load etc. in order to have a flexible use of the same hardware for different scenarios and for a wide dimming range.
  • the switched converter may be a switched PFC, which generates, as a first converter stage of at least two converter stages, a DC voltage typically out of a rectified AC voltage, such as e.g. mains voltage.
  • a DC/DC or DC/AC (e.g. half bridge or full bridge converter) stage supplying the lighting means and optionally also selectively operating in different operation modes, depending on external signal and/or internal feedback signal.

Abstract

The invention proposes a driving circuit for provision of an operating current for at least one lighting means, such as e.g. a light emitting diode, the driving circuit comprising a switched converter (130) having a switch (SI) controlled by a control circuitry, wherein a choke (LI) is charged when the control circuitry control the switch in its conducting state and the choke is de- charged when the control circuits controls the switch in its non-conducting state, wherein by supplying an external signal or an internal feedback signal to the control circuitry, the control circuitry is designed to adapt the clocking of the switch in order to adapt the operating mode of the switched converter, to either of a continuous, borderline (transition, critical) and discontinuous conduction mode, CCM, BCM or DCM.

Description

Circuit For Operating Light Emitting Diodes (LEDs)
The present invention relates to a circuit arrangement for operating light emitting diodes and to a method for achieving this purpose.
Conventional light emitting diodes (LEDs) emit light within a limited spectral range. Fig. 1 shows, for example, spectra of a blue 1, a green 2, a yellow 3 and a red 4 light emitting diode. Modules are known in which light emitting diodes of different colours, e.g. blue and yellow (two LEDs) or red, green and blue (RGB) are combined in such a way that their light is mixed, for example, by means of a diffusion screen and that the mixed light appears white or that the spectrum 5 of the light resulting therefrom extends over the whole visible range.
Although this light appears fundamentally "white" there are troughs 6, 7 within the spectrum of this emitted light. These troughs have a disadvantageous effect in that, for example, objects with colours in the range of these gaps are rendered with a very matt appearance. The quality of the colour rendering, which is expressed using the colour rendering index or CRI photometric variable, is accordingly dependent on these gaps.
The colour rendering index expresses how close the colour rendering of an artificial lighting means comes to the broadly distributed continuous spectrum of natural sunlight. As is generally known, this cannot be expressed solely by the colour temperature because the colour temperature does not indicate whether there may be gaps in the spectrum of an artificial lighting means. These spectral gaps thus arise when RGB light emitting diodes are connected to each other. However, these troughs are also found when so-called white light emitting diodes are used. These are light emitting diodes which are combined with photoluminescent material (fluorescence stain, luminescent material) . The light from the LED chip in a first spectrum is partially converted into a second spectrum by the phosphorous layer or colour conversion layer formed thereby. The mixture of the first and second spectrum then produces the spectrum of white light.
Fig. 2 shows the spectrum of such a white light emitting diode. With the aid of a colour conversion layer, shortwave light such as, for example, blue light 8 can be converted into longwave light, for example, in the yellow or red wavelength range 9.
However, between the actual (e.g. blue) spectrum 8 of the lighting means chip and the second (yellow or red) shifted spectrum 9 of the conversion layer there is also conventionally a spectral gap or at least a spectral trough 10 so that the quality of the colour rendering or the colour rendering index is reduced as a result.
The object of the present invention is to provide an improved control circuit and control method for operating for light emitting diodes. This object is achieved by a device and a method having the features of the independent claims.
A first aspect of the invention relates to a driving circuit for provision of an operating current for at least one lighting means, such as e.g. a light emitting diode, the driving circuit comprising a switched converter having a switch controlled by a control circuitry, wherein a choke is charged when the control circuitry control the switch in its conducting state and the choke is de-charged when the control circuits controls the switch in its nonconducting state, wherein by supplying an external signal or an internal feedback signal to the control circuitry, the control circuitry is designed to adapt the clocking of the switch in order to adapt the operating mode of the switched converter.
The operating mode of the driving circuit arrangement and therefore of the switched converter can be selected out of three, so called continuos conduction mode, the so called borderline or critical conduction mode or the discontinues conduction mode, or a combination of them.
The switched converter may be a DC/DC converter.
The switched converter may be a buck converter, a boost converter, a fly-back converter, a buck-boost converter or a switched power factor correction circuit. The external signal may be at least one of a dimming signal, a color control signal and a color temperature signal .
The feedback signal may be at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit. The load characteristic signal may represent the number and/or the topology of at least two LEDs driven by the driving circuit. The control circuitry may be an integrated circuit such as e.g. an ASIC or a microcontroller or a hybrid thereof.
A further aspect of the invention relates to a method for dimming at least one LED using a switched converter for supplying the at least one LED with electrical power, wherein the dimming selectively is performed via at least two dimming modes out of the three following dimming modes :
- a first dimming mode, in which the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter, wherein the fall of the choke current, caused by switching off the switch of the switched converter at the peak, is stopped by switching on the switch of the switched converter at the latest when the falling choke current reaches a non-zero value,
- a second dimming mode, in which the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter, wherein the choke current is allowed to drop to zero and made to raise again as soon as the zero value has been reached, and
a third dimming mode, in which, in addition or alternatively to the adjustment of the time period for allowing the current to rise to a peak value, the duration of a non-zero time period between the falling choke current reaching zero and the switching-on of the switch of the switched converter in order to cause the choke current to raise again is adjusted.
The first and second dimming mode, respectively, may be selected depending on the value of a external signal or an internal feedback signal of the switched converter.
The external signal may be at least one of a dimming signal, a color control signal and a color temperature signal . The feedback signal may be at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit.
The invention will be explained in more detail hereinunder with the aid of the enclosed drawings in which:
Fig. 1 shows a further exemplified embodiment
of a circuit arrangement in accordance
with the present invention,
Fig. 2 shows signal curves for a continuous
conduction mode of a switched regulator.
Fig. 3 shows signal curves for a critical
conduction (borderline) mode of a switched regulator Fig. 4 shows signal curves for a discontinuous conduction mode of a switched regulator
Fig. 5 shows a switched power factor
correction circuit (PFC), and
Fig. 6 shows a buck converter used as a
current source of one or more LEDs .
Fig. 1 shows a first exemplified embodiment of a circuit arrangement 130 for controlling the light emitting diode 34 in accordance with the invention. The circuit arrangement 130 has a switched converter which is formed by the choke LI, the capacitor CI, the free-wheeling diode Dl, the switch SI and the light emitting diodes 34. The switch SI is controlled by a control circuitry, such as an IC (microcontroller, ASIC, hybrid thereof etc.) .
In this example the switched converter is formed as a buck converter, however, other topologies such as a boost converter (see figure 5), a flyback converter, a PFC or even a buck-boost converter can also be used. A plurality of resistors ("shunts") is provided in order to monitor the currents and voltages in the switched converter and at the light emitting diodes 34. The resistor Rs thus serves to monitor the current through the switch SI during the switch-on period of the switch SI, wherein the current is represented by the voltage Us across the shunt Rs .
The current iF flows through the load, i.e. the LEDs. The current iL flows through the choke Ll.
The two voltage dividers R3/ R4 and Rl/ R2 serve to monitor the voltage ULED across the light emitting diodes 34. However, in an alternative embodiment the light emitting diodes 34 can also be connected in series with the choke Ll. The switch SI of the switched converter is controlled by the control circuit IC. The control circuit IC can be supplied externally and/or internally with desired values which specify the time-averaged desired current through the light emitting diodes. In addition, internal feedback signals can be supplied to the control circuit IC from the supply voltage, the switched regulator and/or the load circuit comprising one or more LEDs.
The control circuit IC can be supplied with a colour locus correction command as an external desired value. This colour locus correction command can selectively trigger the amplitude spread and possibly also specify the extent of the amplitude spread. The colour locus correction command therefore specifies an adaptation of the spectrum.
The circuit arrangement 130 is an advantageous embodiment to achieve control of the light emitting diodes 34 in accordance with the invention with the smallest possible losses .
During operation of the light emitting diodes 34 with almost constant amplitude, at least for a certain time duration of the time period T, it is possible to cause the circuit arrangement 130 to be operated in the so-called continuous conduction mode. The circuit arrangement 130 is controlled in such a way that the current iL through the choke LI never falls to zero but maintains a value which is constant on average (this is called the continuous conduction mode as the current iL is never allowed to drop to zero) . In order to achieve such operation, the choke LI is magnetised in a first phase by switching on the switch SI. The current iL through the choke LI can be monitored in this phase by means of the resistor Rs . certain current value (upper limit value) is achieved, the switch SI is opened. Owing to the magnetisation of the choke LI the current iL is now driven further through the free-wheeling diode Dl and the light emitting diodes 34. The current iL through the choke LI thus slowly falls. Owing to the flow of current through the free-wheeling diode Dl and the light emitting diodes 34 the capacitor CI is also charged. The reduction in the demagnetisation and in the current iL through the choke LI can be monitored by the two voltage dividers R3/ R4 and Rl/ R2. If the current iL reaches a certain lower limit value, the switch SI is switched on and the choke Ll is magnetised. While the free-wheeling diode Dl now blocks the current flow, the capacitor CI is discharged via the light emitting diodes 34. The circuit arrangement 130 is thus operated in the high-frequency range. The circuit arrangement 130, however, can also be operated in the so-called borderline (or critical mode) , in which the current is allowed to drop to zero, but caused ti raise again immediately when reaching the zero value. The borderline mode operation produces an operating current 100 in accordance with Figure 3. The choke Ll is magnetised, starting from complete demagnetisation, by closing the switch SI until the maximum value ΔΙ has been achieved. The switch SI is now opened and the choke Ll demagnetised, which leads to a fall in the operating current. By means of a measurement at the two voltage dividers R3/ R4 and Rl/ R2 or at least at the voltage divider Rl/ R2 the time when the zero point of the operating current is achieved can be determined. As soon as it is detected (or it can be deduced) , by means of a direct or indirect measurement variable, that the zero point of the choke current iL has been reached, the switch Si can be closed and the choke LI can be magnetised again. The circuit arrangement 130 can, for example, also be operated in an operating mode in accordance with Fig. 2. The choke LI is magnetised, starting from complete demagnetisation, by closing the switch SI until the maximum value ΔΙ has been achieved. The switch SI is now opened and the choke LI is demagnetised but only until an internally set lower limit value just below the maximum value ΔΙ is achieved. If this value has been achieved, the switch SI is switched on, such that a hysteresis control is achieved. The circuit arrangement 130 is now operated in a so-called continuous conduction mode CCM until the time duration Tnom has elapsed. Now, during the time duration tf the switch SI is permanently open and the choke LI is demagnetised, which leads to a fall in the choke current iL. By means of a measurement at the two voltage dividers R3/ R4 and Rl/ R2 or at least at the voltage divider Rl/ R2 the time when the zero point of the choke current iL is reached can be determined. As soon as the reaching of the zero point of the operating current has been detected or the time duration t0ff has elapsed, the switch SI can be closed and the choke LI can be magnetised. In this operating mode the switch SI has two different switching frequencies, during the time duration Tnom it is controlled with a higher clock frequency in comparison to the time durations Tr, Tf and Toff. Thus by supplying an external signal such as, for example, a colour locus correction command, the operating mode of the circuit arrangement 130 and therefore of the switched converter can be selected and adapted. Operation in the so-called continuous conduction mode, in the so-called borderline or critical mode, the discontinuous mode (in which the current remains at zero fpr a time period larger than zero) or even a combination of the three operating modes can be selected for example. This aspect of the invention will be further explained later on with reference to figures 14 to 18.
It will now be explained how, according to an aspect of the invention, a switched converter (buck converter, boost converter, PFC converter, flyback converter, etc.) selectively operates in at least two different operation modes, which different operation modes e.g. can be different dimming modes.
The at least two different operation modes can be selected e.g. from:
- The continuous conduction mode,
- The border line mode, and
- The discontinuous conduction mode.
The different dimming modes can e.g. be used to have a first dimming range up to a defined threshold value, and a second dimming range in which the switch converter is in a different operation mode than in the first dimming range. Optionally also a third dimming range can be provided in which the switch converter is operated in a third operation mode (which is different both to the first and second operation mode) . Figure 2 shows different signal curves when a switched converter is operated in the so-called continuous conduction mode CCM.
As can be seen from figure 2, in the continuous conduction mode, when a control circuitry switches on the switch SI, which can be seen from the depicted gate signal in figure 2, both the current through the diode IF as well as the diode through the magnetizing choke LI will increase. Also the voltage US across the shunt RS increases essentially linearly, representing the increasing current through the switch SI. As soon as e.g. the current through the choke iL or the current through the switch reaches an upper threshold value, the control circuitry switches off the switch SI. After this switching off at the peak of the choke iL, the choke LI linearly demagnetizes which can be seen from the linearly falling choke current iL. As soon as the choke current reaches a lower threshold value, the lower threshold being larger than zero, the switch SI is switched on again leading to the shown hysteresis controller behaviour of figure 2.
Note that the current through the load (LEDs) is not exactly following the choke current iL, as the storage capacitor CI has a filtering effect. The power supplied to the LED load is a function of the time average value of the choke current. Obviously, by increasing the time period t0ff during which the switch is in the non-conducting state, the average value of the choke current iL can be reduced, leading to a downwards dimming (reduced power) of the LED load.
Figure 3 shows the so-called borderline or critical conduction mode, in which the non-conducting period of the switch SI, the time period t0ff as well as the switching-on time period ton have been increased such that the current iL is allowed to drop to zero during the non-conducting time period toff, the switch SI is switched on (put in the conducting state) by the control circuitry as soon as it has reached the zero value.
Figure 4 now illustrates the already mentioned third operation mode for a switch converter, the so-called discontinuous conduction mode. In comparison to figure 15 the choke current iL is again be allowed to drop to zero. However, the switch SI is not immediately switched on upon the choke current iL reaching the zero value. Rather, the non conducting time period t0ff is extended such that there is a non zero time period during which the choke current IL remains at zero. In this operation mode a dimming can be achieved e.g. by increasing the toff value and thus the time period in which the choke current iL is zero.
Figure 5 shows an actively switched power factor correction circuit PFC, which according to the invention can selectively operate in a least two different modes, when assessed by the respective waveform of the choke current iL. The power circuitry is depicted as a micro controller μο, although e.g. also an ASIC or a hybrid version of a microcontroller and an ASIC can be used.
Internal feedback signals from the switched controller can be fed back to the control circuitry. Typical examples are the sensed input voltage of the switched converter, a zero crossing detection signal for detecting the zero crossing of the choke current iL, a signal indicating the current through the switch SI and furthermore, feedback signals from the load such as e.g. the lighting means (LED) voltage, the lighting means (LED) current and the load characteristics, i.e. a signal indicating e.g. the number and the topology of several connected LEDs driven as a load.
Also external control signals, such as e.g. dimming signals can be fed to the control circuitry. According to one aspect of the invention, the control circuitry as shown in figures 5 or 6 for a switched lighting means converter can operate selectively in different operation modes, i.e. the continuous conduction mode of figure 24, the borderline (critical) conduction mode of figure 3 or the discontinuous conduction mode of figure 4.
The control circuitry will select the best-suited operation mode according to any of the internal and/or external feedback signals, examples of which are given above .
Figure 6 shows a buck converter used as a current source of one or more LEDs driven as a load. Again, different internal feedback signals (e.g. input or supply voltage, zero crossing detection, switch current, load characteristic, power consumption representing parameters) and external signals (e.g. external dimming control signals) can be fed to the depicted control circuitry. The adaptive setting of the operation mode of the switched lighting means converter according to the invention has several advantages, which will be explained now.
An advantage is that without changing the dimensions of the hardware elements, such as for example the choke LI and the storage capacitor CI, varying loads, such as for example different topologies or different numbers of driven LEDs can be operated by the switched conducting means converter, all by having reasonable switching times and freguencies for the choke current iL and thus the LED current iF. Just as an illustrative example, a choke LI with a maximum allowed current of 0.55 A can be used in the continuous conduction mode (CCM) for a LED current iF up to 500 mA (average value) , wherein the ton-time period duration for the switch SI primarily depends on the amplitude (RMS value) of the supply voltage Vin and the voltage across the LEDs ULED- If it is desired (indicated e.g. via an external or internal dimming command) to reduce the average value of the LED current iF, obviously the ton-time period has to be reduced, especially when also ULED is small. This reduction of Ton-time period for the switch SI will thus lead to very high switching frequencies. The choke current iL will eventually be allowed to drop to zero, which corresponds to a dimming of the LEDs, in which the LED current iF time average basis is only 50% of the allowed maximum LED current iF. Thus, this illustrative example the dimming value of 50% leads to a change of the previous continuous conduction mode to the borderline mode . According to the invention, if the feedback signals or the external signals (dimming signals) require a further dimming e.g. going below of the 50% value, according to the invention the switched converter will change from the borderline conduction mode to the discontinuous conduction mode depicted in figure 4. In order to further reduce the power supplied to the LEDs, the t0ff time period will be further increased in order to further reduce the average LED current iF all by having a ton time period is not too small, i.e. below a certain lower threshold value representing the minimum value possible e.g. with the clocking of the control circuitry.
Thus, according to the invention the control circuitry will use an operation mode for the switched lighting means converter depending on the load, the current requirements of the load etc. in order to have a flexible use of the same hardware for different scenarios and for a wide dimming range.
As explained in figure 5, the switched converter may be a switched PFC, which generates, as a first converter stage of at least two converter stages, a DC voltage typically out of a rectified AC voltage, such as e.g. mains voltage. As second converter stage may be provided, which may be a DC/DC or DC/AC (e.g. half bridge or full bridge converter) stage supplying the lighting means and optionally also selectively operating in different operation modes, depending on external signal and/or internal feedback signal.

Claims

Driving circuit for provision of an operating current for at least one lighting means, such as e.g. a light emitting diode,
the driving circuit comprising a switched converter having a switch controlled by a control circuitry, wherein a choke is charged when the control circuitry control the switch in its conducting state and the choke is de-charged when the control circuits controls the switch in its non-conducting state,
wherein by supplying an external signal or an internal feedback signal to the control circuitry, the control circuitry is designed to adapt the clocking of the switch in order to adapt the operating mode of the switched converter.
Driving circuit according to claim 1,
wherein the operating mode of the driving circuit arrangement and therefore of the switched converter can be selected out of two or three modes, the mode being :
- the continuos conduction mode,
- the borderline conduction mode, and
- the discontinues conduction mode,
or a combination of them.
Driving circuit according to claim 1,
wherein the switched converter is a DC/DC converter
Driving circuit according to claim 1,
wherein the switched converter is a buck converter, boost converter, a fly-back converter, a buck-boost converter or a switched power factor correction circuit . 5 Driving circuit according to claim 1,
wherein the external signal is at least one of a dimming signal, a color control signal and a color temperature signal. 6.. Driving circuit according to claim 1,
wherein the feedback signal is at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit.
7 Driving circuit according to claim 6,
wherein the load characteristic signal represents the number and/or the topology of at least two LEDs driven by the driving circuit.
8 Driving circuit according to claim 1,
wherein the control circuitry is an integrated circuit such as e.g. an ASIC or a microcontroller or a hybrid thereof.
9 Driving circuit according to claim 1,
which supplies electrical power to the at least one LED or which supplies a further DC/DC or DC/AC
converter stage.
10 Method for dimming at least one LED using a switched converter for supplying the at least one LED with electrical power, the switched converter comprising a switch for charging a choke when the switch is conducting and for de-charging the choke when the switch is non-conducting,
wherein the dimming selectively is performed via at least two dimming modes out of the three following dimming modes:
- a first dimming mode, in which the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially
triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter,
wherein the fall of the choke current, caused by switching off the switch of the switched converter at the peak, is stopped by switching on the switch of the switched converter at the latest when the falling choke current reaches a non-zero value,
- a second dimming mode, in which the at least one LED is dimmed by controlling the switch such that the current through the choke has an essentially
triangular shape, wherein the dimming is achieved by adjusting the time period for allowing the choke current to rise to a peak value by switching on a switch of the switched converter,
wherein the choke current is allowed to drop to zero and made to raise again as soon as the zero value has been reached, and
- a third dimming mode, in which, in addition or alternatively to the adjustment of the time period for allowing the current to rise to a peak value, the duration of a non-zero time period between the falling choke current reaching zero and the switching-on of the switch of the switched converter in order to cause the choke current to raise again is adjusted. Method according to claim 10,
wherein the first and second dimming mode,
respectively, are selected depending on the value of a external signal or an internal feedback signal of the switched converter.
Method according to claim 11,
wherein the external signal is at least one of a dimming signal, a color control signal and a color temperature signal.
Method according to claim 11,
wherein the feedback signal is at least one of a power consumption signal, a lighting means current signal or a load characteristic signal representing at least one electrical parameter of the lighting means load driven by the driving circuit.
A control circuitry, especially an integrated control circuitry such as e.g. a microcontroller or an ASIC or a hybrid thereof, designed to perform a method
according to any of claims 10 to 13.
A LED lamp,
having at least one LED and a driving circuit
according to any of claims 1 to 9 or a control
circuitry according to claim 14.
EP10798097.1A 2009-12-23 2010-12-22 Circuit for operating light emitting diodes (LEDs) Active EP2517535B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP10798097.1A EP2517535B1 (en) 2009-12-23 2010-12-22 Circuit for operating light emitting diodes (LEDs)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP09180513 2009-12-23
EP10151196A EP2341760A1 (en) 2009-12-23 2010-01-20 Circuit for operating light emitting diodes (LEDs)
EP10798097.1A EP2517535B1 (en) 2009-12-23 2010-12-22 Circuit for operating light emitting diodes (LEDs)
PCT/EP2010/070587 WO2011076898A1 (en) 2009-12-23 2010-12-22 CIRCUIT FOR OPERATING LIGHT EMITTING DIODES (LEDs)

Publications (2)

Publication Number Publication Date
EP2517535A1 true EP2517535A1 (en) 2012-10-31
EP2517535B1 EP2517535B1 (en) 2017-05-24

Family

ID=41716285

Family Applications (2)

Application Number Title Priority Date Filing Date
EP10151196A Withdrawn EP2341760A1 (en) 2009-12-23 2010-01-20 Circuit for operating light emitting diodes (LEDs)
EP10798097.1A Active EP2517535B1 (en) 2009-12-23 2010-12-22 Circuit for operating light emitting diodes (LEDs)

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP10151196A Withdrawn EP2341760A1 (en) 2009-12-23 2010-01-20 Circuit for operating light emitting diodes (LEDs)

Country Status (4)

Country Link
EP (2) EP2341760A1 (en)
CN (1) CN102812779B (en)
DE (1) DE112010004983B4 (en)
WO (1) WO2011076898A1 (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5828106B2 (en) * 2011-04-13 2015-12-02 パナソニックＩｐマネジメント株式会社 Solid light source lighting device and lighting apparatus using the same
DE102011088966A1 (en) * 2011-12-19 2013-06-20 Tridonic Gmbh & Co. Kg Operating circuit for light-emitting diodes and method for operating light-emitting diodes
CN103200727A (en) * 2012-01-06 2013-07-10 欧司朗股份有限公司 Light-emitting diode (LED) driving circuit and lighting device comprising same
JP5988207B2 (en) * 2012-09-07 2016-09-07 パナソニックＩｐマネジメント株式会社 Solid-state light-emitting element driving device, lighting device, and lighting fixture
DE102013205859B4 (en) * 2013-04-03 2021-12-09 Tridonic Gmbh & Co Kg Method and operating circuit for operating light sources, in particular light-emitting diodes (LEDs)
AT14074U1 (en) * 2013-04-30 2015-04-15 Tridonic Gmbh & Co Kg Operating circuit for LED
JP6037284B2 (en) 2013-05-28 2016-12-07 パナソニックＩｐマネジメント株式会社 Lighting device, lighting fixture using the same, and lighting system
DE102014205843A1 (en) 2014-03-28 2015-10-01 Tridonic Gmbh & Co Kg Contact-safe operating device for lamps with PWM-modulated output voltage
DE102014221024A1 (en) * 2014-10-16 2016-04-21 Tridonic Gmbh & Co Kg Operating circuit for lamps with PFC control unit
DE102014221511A1 (en) * 2014-10-23 2016-04-28 Tridonic Gmbh & Co Kg PFC circuit with voltage-dependent signal feed
CN104619092B (en) * 2015-02-12 2017-03-29 辉芒微电子（深圳）有限公司 A kind of LED drive circuit
AT16867U1 (en) * 2015-02-24 2020-11-15 Tridonic Gmbh & Co Kg Buck converter for operating lamps with peak current value control and mean current value acquisition
DE102015223723A1 (en) * 2015-11-30 2017-06-01 Tridonic Gmbh & Co Kg Switching regulator for operating light sources with peak current value control and average current value detection
DE102015210710A1 (en) * 2015-06-11 2016-12-15 Tridonic Gmbh & Co Kg Clocked flyback converter circuit
DE102018204891A1 (en) * 2017-09-13 2019-03-14 Tridonic Gmbh & Co Kg Operating device for an electrical load and method

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2843191B2 (en) * 1992-01-30 1999-01-06 富士通株式会社 Electronic device drive circuit
US6577512B2 (en) * 2001-05-25 2003-06-10 Koninklijke Philips Electronics N.V. Power supply for LEDs
US20080018261A1 (en) * 2006-05-01 2008-01-24 Kastner Mark A LED power supply with options for dimming
WO2007141741A1 (en) * 2006-06-08 2007-12-13 Koninklijke Philips Electronics N.V. Circuitry for dimming led illumination devices
ATE467331T1 (en) * 2006-06-22 2010-05-15 Osram Gmbh LED CONTROL DEVICE
US7902771B2 (en) * 2006-11-21 2011-03-08 Exclara, Inc. Time division modulation with average current regulation for independent control of arrays of light emitting diodes
US7944153B2 (en) * 2006-12-15 2011-05-17 Intersil Americas Inc. Constant current light emitting diode (LED) driver circuit and method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2011076898A1 *

Also Published As

Publication number Publication date
CN102812779A (en) 2012-12-05
EP2341760A1 (en) 2011-07-06
WO2011076898A1 (en) 2011-06-30
CN102812779B (en) 2016-05-25
DE112010004983B4 (en) 2024-04-18
EP2517535B1 (en) 2017-05-24
DE112010004983T5 (en) 2013-01-24

Similar Documents

Publication Publication Date Title
EP2517535B1 (en) Circuit for operating light emitting diodes (LEDs)
US8653739B2 (en) Circuit for operating light emitting diodes (LEDs)
EP2503845B1 (en) Lighting device for solid-state light source, and illumination apparatus and system including same
KR101733394B1 (en) Dimming of led driver
US9474127B2 (en) Lighting system and luminaire
TWI533746B (en) Controller and method for dimming and light source driving circuit thereof
EP2486772B1 (en) Closed-loop load control circuit having a wide output range
KR101379563B1 (en) Led lamp
TWI568311B (en) Light source driving circuit, color temperature controller and method for controlling color temperature of light source
US10362644B1 (en) Flyback converter with load condition control circuit
CN106688309B (en) LED dimmer circuit and method
CN102638921B (en) Lighting device for semiconductor light emitting elements and illumination apparatus including the same
JP2015513787A (en) Driver circuit of at least one load and operation method thereof
CN103379711A (en) LED lighting device
GB2520425A (en) Circuits and methods for driving light sources
US9247617B2 (en) Control loop with a variable time constant for power factor correction for a load circuit comprising light-emitting means
Lee et al. P‐81: A Novel Design of High Efficiency Constant Current DC‐DC Converters and Control System for LED Backlight in LCD Display

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20120614

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20140625

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20170303

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 896584

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170615

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010042577

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20170524

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170824

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170825

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170824

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170924

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010042577

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20171228

Year of fee payment: 8

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20180227

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171222

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171222

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20171231

REG Reference to a national code

Ref country code: DE

Ref legal event code: R084

Ref document number: 602010042577

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20171231

REG Reference to a national code

Ref country code: AT

Ref legal event code: UEP

Ref document number: 896584

Country of ref document: AT

Kind code of ref document: T

Effective date: 20170524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20101222

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 896584

Country of ref document: AT

Kind code of ref document: T

Effective date: 20181222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170524

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602010042577

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20181222

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20170524

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20220527

Year of fee payment: 13

REG Reference to a national code

Ref country code: DE

Ref legal event code: R085

Ref document number: 602010042577

Country of ref document: DE

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230419

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20231219

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20231226

Year of fee payment: 14