EP2427033B1 - Bypass-Schaltkreis für seriell gekoppelte lichtemittierende Dioden und zugehörige Betriebsverfahren - Google Patents

Bypass-Schaltkreis für seriell gekoppelte lichtemittierende Dioden und zugehörige Betriebsverfahren Download PDF

Info

Publication number
EP2427033B1
EP2427033B1 EP11180344.1A EP11180344A EP2427033B1 EP 2427033 B1 EP2427033 B1 EP 2427033B1 EP 11180344 A EP11180344 A EP 11180344A EP 2427033 B1 EP2427033 B1 EP 2427033B1
Authority
EP
European Patent Office
Prior art keywords
circuit
led
coupled
switch
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP11180344.1A
Other languages
English (en)
French (fr)
Other versions
EP2427033A2 (de
EP2427033A3 (de
Inventor
Eric Yang
Kaiwei Yao
Frank Xi
Zhengwei Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Monolithic Power Systems Inc
Original Assignee
Monolithic Power Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN2010102859577A external-priority patent/CN101969720B/zh
Priority claimed from US13/051,437 external-priority patent/US8354799B2/en
Application filed by Monolithic Power Systems Inc filed Critical Monolithic Power Systems Inc
Publication of EP2427033A2 publication Critical patent/EP2427033A2/de
Publication of EP2427033A3 publication Critical patent/EP2427033A3/de
Application granted granted Critical
Publication of EP2427033B1 publication Critical patent/EP2427033B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/50—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits
    • H05B45/58—Circuit arrangements for operating light-emitting diodes [LED] responsive to malfunctions or undesirable behaviour of LEDs; responsive to LED life; Protective circuits involving end of life detection of LEDs
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/40—Details of LED load circuits
    • H05B45/44—Details of LED load circuits with an active control inside an LED matrix
    • H05B45/48—Details of LED load circuits with an active control inside an LED matrix having LEDs organised in strings and incorporating parallel shunting devices

Definitions

  • the present technology relates generally to bypass circuit, and particularly but not exclusively relates to bypass circuit configured to bypass an open circuited and/or otherwise defective light emitting diode (LED).
  • LED light emitting diode
  • WLEDs White LEDs
  • CCFL cold cathode fluorescent lamp
  • FIG. 1 a large number of LEDs can be coupled in series as an LED string to provide a desired brightness.
  • the LED string can be driven by a voltage supply as high as 200V.
  • Multiple strings can be further configured to offer the desired backlight.
  • the serially connected LEDs generally have a uniform current and less power consumption than other configurations. However, if any LED in a string is damaged and becomes open circuited, the whole string can be off.
  • a conventional solution is to bypass an open circuited LED by using a Zener diode.
  • a Zener diode triggered snapback transistor ZD is placed in parallel with one of the serially coupled LEDs A.
  • the Zener diode ZD can have a breakdown voltage higher than a normal forward voltage of the LEDs A.
  • the Zener diodes ZD are open and do not consume any power. If an LED A in the string becomes open circuited, the supply voltage VSUP (a differential voltage between Sup+ and Sup-) builds up across the open LED A, and breaks down the corresponding Zener diode ZD to conduct. Once the Zener diode ZD conducts, it triggers a snapback and clamps the voltage VA across the open LED A at a clamping voltage of the Zener diode ZD.
  • Zener diodes power consumption of Zener diodes is not low.
  • the snapback clamping voltage of Zener diodes is typically around 5V and has strong dependency on manufacturing processing, operating temperatures, and conduction current levels.
  • the Zener diode ZD snapbacks and cannot recover unless the entire LED string is rebooted.
  • WO2009/138907 discloses a method comprising driving at least one lighting device and detecting a fail state.
  • sensing a voltage parallel to the at least one lighting device detecting a fail state in case of a sensed over-voltage, and driving a shunt switch to a closed state in case of a detected fail state.
  • US2009/0085489 discloses a light source driving circuit including a driving module, a plurality of first switches, a detecting unit, and a control unit.
  • the plurality of first switches is respectively coupled to corresponding light sources and these light sources are driven by the driving module.
  • the detecting unit is coupled to the driving module to detect a working parameter of each light source and transmit the working parameter to the control unit.
  • the control unit sequentially turns on the first switches to find out the failed light source.
  • the first switch coupled to the failed light source is remained on, and the driving signal is regulated according to the number of the failed light source, such that the brightness of the panel does not decrease.
  • WO2010/034739 discloses a method for operating a series circuit of at least two LED's, wherein the method comprises the following steps in the order indicated: -supplying the series circuit with power from a current or voltage source of a power grid, -measuring the voltage drop across the entire series circuit, -turning off the power supply by a control unit when the measured voltage drop exceeds a previously established limit value, -recognizing the loss of at least one of the LED's by a control device of the power grid based on the reduced power draw, -recognizing and short-circuiting the lost LED by the control unit.
  • US2007/159750 discloses a fault detection mechanism for a LED string comprising a plurality of serially connected LEDs, the fault detection mechanism comprising: a control circuitry; and a voltage measuring means, in communication with the control circuitry, arranged to measure the voltage drop across at least one LED of the LED string, the control circuitry being operable to: measure the voltage drop, via the voltage measuring means, at a plurality of times, compare at least two of the measured voltage drops, and in the event the comparison of the at least two voltage drops is indicative of one of a short circuit LED and an open circuit LED, output a fault indicator.
  • the present invention provides a circuit as set out in claim 1 and a method as set out in claim 13.
  • a circuit comprises a monitoring circuit and a switch.
  • the monitoring circuit may be coupled to a target circuit and the monitoring circuit may be configured to monitor a differential voltage across the target circuit, to determine whether an open circuit condition exists based on the monitored differential voltage, and to generate an output signal selectively indicating the open circuit condition.
  • the switch may be coupled to the target circuit in parallel.
  • the switch may have a control input coupled to the monitoring circuit to receive the output signal from the monitoring circuit, the switch may be configured to be selectively activated to bypass the target circuit in accordance with the output signal of the monitoring circuit.
  • LED encompasses LEDs, laser diodes (“LDs”), polymer LEDs (“PLEDs”), and/or other suitable light emitting diodes.
  • LDs laser diodes
  • PLEDs polymer LEDs
  • Many specific details that relate to certain embodiments are set forth in the following text to provide a thorough understanding of these embodiments.
  • Several other embodiments can have configurations, components, and/or processes that are different from those described below. A person skilled in the relevant art, therefore, will appreciate that additional embodiments may be practiced without several of the details of the embodiments shown in Figures 2-9 .
  • FIG. 2 is a schematic circuit diagram illustrating an open LED bypass circuit 20 in accordance with an embodiment of the present technology.
  • the bypass circuit 20 is coupled across an LED A to monitor the status of the LED A, and is configured to bypass the LED A when an open status of the LED A is detected.
  • the bypass circuit 20 can also include switches, diodes, transistors, and/or other suitable components in addition to or in lieu of the components shown in Figure 2 .
  • the LED A is serially connected to other LEDs (not shown) in a string of LEDs supplied by a power supply. Though only one LED A is shown in Figure 2 as a target circuit to be bypassed, in other embodiments, the target circuit may include any number of LEDs, electroluminescent devices, and/or other illumination devices configured as a single device, a string of devices, an array of devices, and/or other suitable arrangements. In other embodiments, the LED A may be connected to other LEDs in other suitable arrangements.
  • the bypass circuit 20 comprises a monitoring circuit 21 and a switch M.
  • the monitoring circuit 21 monitors the status of LED A.
  • the monitoring circuit 21 monitors the status of LED A by monitoring the differential voltage V LED+ -V LED- across the LED A.
  • input terminals of the monitoring circuit 21 are coupled to the anode LED+ of the LED A and to the cathode LED- of the LED A, respectively, to monitor the differential voltage V LED+ -V LED- across the LED A.
  • the term "couple" generally refers to multiple ways including a direct connection with an electrical conductor and an indirect connection through intermediate diodes, resistors, capacitors, and/or other intermediaries.
  • the monitoring circuit is coupled to monitor the differential voltage generally and refers to monitoring the differential voltage across the target circuit either by a direct connection or by an indirect connection.
  • the monitoring circuit 21 can also monitor a current, a rate of change in voltage and/or current, and/or other suitable parameters for monitoring the status of LED A.
  • the bypass switch M is coupled to the LED A in parallel.
  • the switch M has a control end coupled to the output of the monitoring circuit 21.
  • the switch M is a MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor).
  • the MOSFET can be either N type or P type.
  • Other types of switches such as BJT (Bipolar Junction Transistor) or JFET (Junction Field Effect Transistor) can also be adopted as the bypass switch M.
  • the on voltage drop V ON of the switch M is substantially lower compared to the clamping voltage of a Zener diode, and thus power consumption accordingly is substantially lower.
  • the switch M with a MOSFET can have an on voltage drop of about 50mV.
  • the supply voltage supplying the entire LED string builds up on the open LED A, and its forward voltage V A (V LED+ -V LED- ) rises.
  • V A V LED+ -V LED-
  • the switch M is turned on to bypass the damaged LED A.
  • the monitoring circuit 21 monitors and compares the forward voltage V A to a threshold voltage. When V A is higher than the threshold voltage, open circuit condition or open status of the LED A is indicated by the monitoring circuit 21 and the switch M is turned on. Thus, a current path forms through the bypass switch M, and the remaining LEDs in the LED string remain in normal operation.
  • the switch M is controlled by the output signal of the monitoring circuit 21 to be periodically deactivated (turned off) to check if the open LED heals back to its normal operation. If the LED A remains in open status, once the switch M is turned off, the forward voltage V A rises again and exceeds the threshold voltage, and the switch M is turned on again and repeats this periodical function. When the LED A heals back to normal status, for example, the false triggering situation is eliminated or the failed LED is replaced with a new LED. Once the switch M is turned off, the forward voltage V A is lower than the threshold voltage, the bypass switch M is kept off and the bypass circuit 20 will not interfere with the normal operation of the LED A.
  • FIG. 3 shows an open LED bypass circuit 30 in accordance with an embodiment of the present technology.
  • the bypass circuit 30 comprises a monitoring circuit 31, a bypass switch M, and a Zener diode ZD.
  • the monitoring circuit 31 comprises a comparator U1 and a hold-on circuit 32.
  • the non-inverting input of the comparator U1 is coupled to the anode of LED A, and the inverting input of the comparator U1 is coupled to a reference voltage V REF .
  • the reference voltage source of V REF has its anode connected to the inverting input of the comparator U1 and has its cathode coupled to the cathode of the LED A.
  • the comparator U1 is coupled across the two ends LED+ and LED- of the LED A to compare the forward voltage V A to a reference voltage V REF .
  • the reference voltage V REF is generated by the bypass circuit 30.
  • V REF is an external signal.
  • the value of the reference voltage V REF can be modulated.
  • the hold-on circuit 32 is coupled between the comparator U1 and the switch M.
  • the input terminal of the hold-on circuit 32 is coupled to receive the output signal V CMP of the comparator U1.
  • the output terminal of the hold-on circuit 32 is coupled to the control end of the switch M with the output signal V G .
  • V A is higher than V REF
  • the output signal V CMP of the comparator U1 has a logic HIGH and the output signal V G of the monitoring circuit 31 is triggered to a HIGH level, thus the switch M is turned on.
  • the HIGH level of the V G signal is maintained by the hold-on circuit 32 for a period of time.
  • the monitoring circuit 31 can keep the switch M on until the bypass circuit 30 restarts.
  • the bypass switch M is coupled in parallel to the LED A.
  • the switch M is an N type MOSFET.
  • the drain of the switch M is coupled to the anode of the LED A, the source of M is coupled to the cathode of the LED A, and the gate of M is connected to the output terminal of the monitoring circuit 31.
  • the switch M is a LDMOS (Lateral Double-diffused MOSFET) integrated with the monitoring circuit 31 on a single semiconductor substrate.
  • N type MOSFET is featured in this embodiment, P type MOSFET or other types of switches such as BJT (Bipolar Junction Transistor) can also be adopted as the bypass switch M.
  • a Zener diode ZD is coupled in parallel with the target LED A, with its cathode coupled to the anode of LED A and its anode coupled to the cathode of LED A.
  • the clamping voltage of ZD V CP is higher than the normal forward voltage V A0 of LED A.
  • the Zener diode ZD does not interfere with the LED A.
  • V A will rise until the Zener diode ZD snapbacks and clamps the forward voltage V A to its clamping voltage V CP .
  • the reference voltage V REF is set higher than the normal operation forward voltage V A0 of A, and is lower than the clamping voltage V CP of the Zener diode ZD.
  • the clamping voltage V CP of the Zener diode ZD is about 7V
  • the forward voltage V A0 of the LED A during normal operation is about 4V
  • the reference voltage V REF is about 5V.
  • the Zener diode ZD may be omitted.
  • the signal ST indicates the status of the LED A.
  • LOW ST indicates that the LED A is in normal operation, and HIGH ST indicates the LED A has the open status or has false triggering.
  • the second waveform shows the forward voltage V A across the target LED A.
  • the third waveform is the output signal V CMP of the comparator U1.
  • the last waveform is the output signal V G of the monitoring circuit 31 which drives the gate of the switch M.
  • the LED A Before time t0, the LED A operates in normal status (ST LOW) and the forward voltage V A is at its normal level V A0 . The voltages of V CMP and V G remain in LOW level.
  • the switch M is open. At time t0, the LED A fails and shifts from normal operation to open status (ST HIGH). The power supply voltage of the LED string builds up across the failed LED A, and the voltage V A across the LED A rises up and is clamped by the Zener diode ZD at the voltage V CP . After a short intrinsic delay time, the output signal V CMP of the comparator U1 becomes HIGH and triggers the hold-on circuit 32 to produce a HIGH V G signal at time t1. Thus the switch M is turned on.
  • the delay time between t0 and t1 is an intrinsic parameter of the circuits, for example, because of the parasitic capacitance. Other conditions (e.g., a voltage spike) can also falsely trigger turning on the switch M.
  • the forward voltage V A drops to the low on voltage V ON of the switch M.
  • the hold-on circuit 32 holds the signal V G in HIGH level for a predetermined time period of T. During this time, the voltage V A is in low level of V ON .
  • the hold-on circuit 32 puts out LOW V G and the switch M is turned off. V A rises up again and starts another cycle. In this way, the switch M is turned off periodically by the hold-on circuit 32 such that the open LED bypass circuit 30 periodically checks if the failed LED A is healed back to normal operation. If the LED A remains in open status, this operation will repeat by itself.
  • switch M is turned off after a predetermined time of T, referring to time t2, t3, t4, t5 and t6.
  • the duty cycle of the signal V G is determined by the intrinsic delay time (such as the time interval between t0 and t1) as LOW level and the predetermined pulse width of T as HIGH level.
  • the intrinsic delay time can be very short.
  • the duty cycle of V G signal during open status can be very high, which leads to a very low average voltage of V A .
  • the average voltage V AVG of V A during open status is: DV ON +(1-D)V0, where D is the duty cycle of signal VG, V ON is the on voltage of the switch M and V0 is the clamping voltage of the Zener diode ZD.
  • the LED bypass circuit 30 turns off the bypass switch M to allow the healed LED A to operate normally. Referring to time t5, the LED A shifts to healing condition or false triggering situation is eliminated. Once the switch M is turned off at the falling edge of V G at time t6, the forward voltage V A rises up to its normal forward voltage V A0 . Since V A0 is smaller than V REF , the switch M stays in the off state. Thus, the normal operation of the LED A recovers and is not affected by the bypass circuit 30.
  • FIG. 5 schematically illustrates an open LED bypass circuit 50 which adopts a capacitor C, in accordance with an embodiment of the present invention.
  • Capacitor C has a first terminal 501 coupled to an anode (i.e., LED+) of the LED A and has a second terminal 502 coupled to a cathode (i.e., LED-) of the LED A.
  • monitoring circuit 51 monitors the status of LED A by sensing the voltage Vc across capacitor C. At the meantime, the output of monitoring circuit 51 is held on by capacitor C.
  • a diode D is coupled between the anode of LED A and the first terminal 501 of capacitor C. If switch M is off and the forward voltage V A of the LED A is higher than the voltage Vc across capacitor C, then capacitor C is charged by the forward voltage V A . If switch M is turned on and forward voltage V A is less than the capacitor voltage V C , then capacitor C is discharged. In one embodiment, other devices having similar function as diode D may be adopted to replace diode D.
  • the monitoring circuit 51 comprises a comparator U1 comparing the voltage Vc with a reference voltage VREF and configured to output a signal V G indicating whether LED A is in open status. Comparator U1 may further comprise two power supply input terminals.
  • the first power supply input P1 is coupled to the first terminal 501 of capacitor C and the second power supply input P2 is coupled to the second terminal 502 of capacitor C.
  • capacitor C is discharged by a bias current between the first power supply input P1 and the second power supply input P2.
  • the monitoring circuit may be powered by the capacitor voltage Vc.
  • switch M When switch M is on, capacitor C is discharged through monitoring circuit 51 and Vc decreases gradually. Accordingly, Vc holds on a level higher than the reference voltage V REF for a period of time and the output signal V G indicating open status is held on also for the period of time.
  • Circuit 50 may comprise a Zener diode ZD coupled to LED A in parallel.
  • clamping voltage V CP of the Zener diode ZD is substantially higher than normal forward voltage V A0 of the LED A.
  • the Zener diode ZD does not interfere with the LED A.
  • the threshold voltage V REF is set higher than the normal forward voltage V A0 of the LED A, and is set lower than the clamping voltage V CP of the Zener diode ZD.
  • the clamping voltage V CP of the Zener diode ZD is about 7V
  • the normal status voltage V A0 of the LED A is about 4V
  • the threshold voltage V REF is about 5V.
  • forward voltage V A of the LED A rises to the supply voltage V SUP of the LED string when the LED A fails in open circuit condition.
  • Switch M is coupled in parallel to LED A.
  • the drain of switch M is coupled to the anode of the LED A, the source of switch M is coupled to the cathode of the LED A, and the gate of switch M is coupled to output 511 of monitoring circuit 51.
  • gate signal V G is HIGH, switch M is turned on, the LED A is bypassed with current flowing through switch M, and the other LEDs in a string (not shown) continue to work and produce back light.
  • Figure 6 shows simulation waveforms of the open LED bypass circuit with reference to Figure 5 in accordance with an embodiment of the present invention.
  • the first waveform signal ST indicates the status of LED A.
  • LOW ST indicates that the LED A is in normal status
  • HIGH ST indicates that the LED A is in open status or has false triggering.
  • the second waveform shows capacitor voltage V C .
  • the third waveform is control signal V G of switch M or the output signal of monitoring circuit 51.
  • the last waveform shows forward voltage V A of the LED A. Average voltage V AVG of the forward voltage V A is also shown in the last waveform.
  • LED A Before time T1, LED A operates in normal status (ST LOW) and forward voltage V A of the LED A is at its normal level VA0 Capacitor voltage VC is VAO-VDROP, which is lower than threshold voltage V REF .
  • Comparator U1 compares capacitor voltage V C with threshold voltage V REF and outputs LOW CMP signal at output 511 indicating normal status of the LED A.
  • Control signal V G remains in LOW level and switch M kept off.
  • LED A fails and shifts to open status, (ST is HIGH). Power supply voltage of the LED string builds up across the failed LED A, then forward voltage V A of the LED A rises and is clamped by the Zener diode ZD at clamping voltage V CP .
  • Capacitor voltage V C is charged up to V CP -V DROP , which is higher than threshold voltage V REF .
  • Comparator U1 compares capacitor voltage V C with threshold voltage V REF and outputs HIGH CMP signal at output 511 indicating an open status after a short intrinsic delay time. Control signal V G becomes HIGH accordingly and switch M is turned on to bypass the LED A. Other conditions such as a voltage spike can also falsely trigger turning on switch M.
  • FIG. 7 schematically illustrates an open LED bypass circuit 70 further comprising a latch 721, a charge pump 722 and a pulse generator 723 in accordance with an embodiment of the present invention.
  • Latch 721 comprises a set terminal (S), a reset terminal (R) and an output (Q).
  • the set terminal of latch 721 is coupled to the output of the monitoring circuit 51 at node 701.
  • the reset terminal of latch 721 is connected to the anode of LED A.
  • the pulse generator 723 has input coupled to the output 702 of latch 721 and has an output 703 coupled to an input ENSW of charge pump 722.
  • Charge pump 722 comprises the input ENSW, a first output VO1 connected to the control terminal of switch M at node 704 and a second output VO2 coupled to the first terminal 705 of capacitor C.
  • Output Q of latch 721 may change as soon as signal at the set terminal and/or at the reset terminal changes.
  • the set terminal has higher priority than the reset terminal for latch 721, and the truth table is shown below.
  • latch 721 produce HIGH output Q when the output of the monitoring circuit 51 is HIGH, i.e., signal at output CMP of comparator U1 is HIGH.
  • Latch 721 produce LOW output Q, when signal at output CMP is LOW and forward voltage V A of the LED A is HIGH. Normal forward voltage V A0 of the LED A is logic HIGH.
  • Latch 721 has a first power supply input P5 coupled to the first terminal 705 of capacitor C and has a second power supply input P6 coupled to the second terminal 706 of capacitor C.
  • latch 721 is powered by capacitor C and capacitor C is discharged partially by a bias current between power supply inputs P5 and P6.
  • latch 721 may be powered by other source such as external voltage source.
  • charge pump 722 is enabled to output power at output VO1 and switch M is turned on when with an activating signal at input ENSW.
  • Charge pump 722 is disabled and switch M is turned off when with a deactivating signal at input ENSW.
  • Charge pump 722 further comprises a second output VO2 coupled to the first terminal 705 of capacitor C.
  • the second output VO2 may be configured to maintain capacitor voltage V C above a minimum voltage V C0 when charge pump 722 is enabled.
  • V C0 is the voltage at output VO1 of charge pump 722.
  • the amplitude of voltage at output VO2 equals the amplitude of voltage at output VO1.
  • Charge pump 722 has a first power supply input P3 coupled to the anode of the LED A, and has a second power supply input P4 coupled to the cathode of the LED A.
  • charge pump 722 may be powered by other source such as external voltage source.
  • Charge pump 722 may be replaced by other circuit such as voltage regulator which could be enabled to generate power to turn on switch M.
  • switch M may be forced off periodically by pulse generator 723 to check forward voltage V A of the LED A and refresh the output Q of latch 721.
  • Signal at output TOU is deactivated when signal at input TIN is deactivating.
  • Signal at output TOU is activated when signal at input TIN become activating and is forced deactivated after a time period expires.
  • the maximum time period for signal at output TOU maintaining activating is determined by pulse generator 723.
  • signal at output TOU is activated for a time period and is deactivated after the maximum time period expires.
  • Charge pump 722 is enabled to output power (e.g., voltage) at output VO1 and VO2 when receives activating signal at node 703, and is disabled when receives deactivating signal at node 703.
  • switch M is forced off periodically to check the forward voltage V A and to judge if the LED A heals back to normal status. If the LED A remains in open status, when switch M is turned off, forward voltage V A of the LED A rises and is clamped by the Zener diode ZD at the clamping voltage V CP again, capacitor voltage V C is charged up to V CP -V DROP , which is higher than threshold voltage V REF , and then switch M is turn on again and repeats this periodical function.
  • power e.g., voltage
  • Figure 8 shows example waveforms of the open LED bypass circuit of Figure 7 in accordance an embodiment of the present invention.
  • the first waveform shows forward voltage V A of the LED A and capacitor voltage V C .
  • the second waveform shows the output signal of comparator U1 at output CMP.
  • the third waveform is output signal of latch 721 at the Q output.
  • the fourth waveform is input signal of charge pump 722 at input ENSW.
  • the last waveform is the control signal V G of switch M.
  • the signals at CMP, Q, ENSW and the control signal V G only show a logic level, i.e., logic HIGH or logic LOW for simplicity and clarity. It is noted that the logics of "HIGH” or "LOW” for the logic signals may be in alternative levels since different logic levels may lead to the same result.
  • LED A Before time T1, LED A operates in normal status, forward voltage V A is at its normal level V A0 .
  • Capacitor voltage V C is V A0 - V DROP , which is lower than threshold voltage V REF .
  • Comparator U1 compares capacitor voltage V C with threshold voltage V REF and outputs LOW signal at output CMP. Signal at the Q output of latch 721, signal at input ENSW of charge pump 722, and control signal V G of switch M remain LOW. Switch M kept off (i.e., open).
  • LED A fails and shifts from normal status to open status.
  • Power supply voltage of the LED string builds up across the failed LED A, forward voltage V A of LED A rises and is clamped by the Zener diode ZD at the clamping voltage V CP , capacitor voltage V C is charged up to V CP -V DROP , which is higher than threshold voltage V REF .
  • Comparator U1 compares capacitor voltage V C with threshold voltage V REF and outputs HIGH signal at output CMP indicating an open status.
  • Latch 721 is set to generate HIGH Q output. Once receives the HIGH input signal at node 702, pulse generator 723 outputs HIGH at ENSW to enable charge pump 722. Charge pump 722 is enabled to generate outputs at both VO1 and VO2.
  • the control signal V G is HIGH and switch M is turned on to bypass the failed LED A.
  • forward voltage V A of the LED A decreased to voltage drop V ON of switch M.
  • Capacitor C is then discharged for example by the bias current of latch 721 and/or by the bias current of charge pump 722.
  • the capacitor voltage V C is decreased to V C0 and is maintained at V C0 which is the voltage at output VO1 of charge pump 722.
  • charge pump 722 is powered by the forward voltage V A .
  • the amplitude of voltage V A equals the amplitude of voltage drop V ON of switch M.
  • K is charge pump ratio from input voltage (i.e., V ON ) to output voltage (i.e., V C0 ).
  • Capacitor C may have enough charge to power the monitoring circuit 51 or/and the latch 721, thus additional power may be not needed, and the power consumption of circuit 70 may be lower.
  • pulse generator 723 is configured to output LOW at ENSW.
  • Control signal V G is pulled down at time T2 to turn off switch M. If open status remain exists, once switch M is turned off, forward voltage V A of LED A and the capacitor voltage V C increases again. Once capacitor voltage V C increases up to threshold voltage V REF , comparator U1 output HIGH signal at CMP. Thereby switch M is turned ON again. During time period T1 to T4, LED A remains in open status, and the operation repeats by itself. At each cycle, switch M is turned off after a predetermined maximum time period for signal at ENSW is HIGH, referring t1, t2, t3 and t4.
  • the duty cycle of switch M is determined by duty cycle of the signal at ENSW. In one embodiment, the duty cycle of the signal at ENSW is about 90%.
  • pulse generator 723 is configured to output LOW at ENSW.
  • Control signal V G is pulled down at time T4 to turn off switch M. If LED A shifts to healing condition or in other words, the false triggering situation is eliminated, once switch M is turned off at the falling edge of control signal V G at time T4, forward voltage V A of the LED A rises up to its normal forward voltage V A0 , and capacitor voltage V C is charged up to V A0 -V DROP , which is lower than threshold voltage V REF .
  • Comparator U1 outputs LOW signal at CMP and Latch 721 is reset to output LOW Q. Signal at ENSW and control signal V G is LOW. Switch M keeps off after time T4.
  • the logics of "HIGH” or "LOW” for the logic signals can be in alternative levels since different logic levels can lead to the same result. For example, when V A is higher than the reference voltage V REF , the switch is turned on no matter the V CMP or V G signal is in logic "HIGH” or logic "LOW”.
  • FIG. 9 is a block diagram illustrating a method of bypassing an open LED in a plurality of serially coupled LEDs in accordance with an embodiment of the present technology.
  • a switch is coupled in parallel to a target LED.
  • a differential voltage across the LED is measured to determine whether the LED is in an open status.
  • the open status is monitored by comparing the forward voltage across the LED to a predetermined reference voltage. If the forward voltage is higher than the reference voltage, it indicates the LED is in open status.
  • stage 903 the switch is turned on. Then, the failed LED is periodically checked to see if it is healed back to normal operation with cycles.
  • stage 904 the switch is maintained on for a period of time.
  • the period of time is set by a hold on circuit.
  • the differential voltage across the LED is monitored through monitoring the voltage across a capacitor, the voltage across the capacitor is monitored and compared with a reference voltage to control the bypass switch, and the switch is maintained on by discharging the capacitor gradually.
  • the period of time is determined by the capacitor, a discharging current and a reference voltage of a comparator of the monitoring circuit.
  • the period of time is determined by a pulse generator to turn off the bypass switch periodically.
  • the switch is turned off at the end of the predetermined period of time.
  • the process reverts to stage 902 to check if the target LED is healed.
  • the LED bypass circuit maintains the bypass switch at an off state at stage 906 to allow the healed LED to operate normally. If the LED is still in open status, the switch is turned on at stage 903 to start another cycle. Accordingly, the method may comprise periodically forcing off the switch during open status, for example, set by the periodical pulse signal.

Landscapes

  • Led Devices (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)
  • Electronic Switches (AREA)

Claims (15)

  1. Schaltkreis, umfassend
    einen Zielschaltkreis (A), einen Überwachungsschaltkreis (21), der mit dem Zielschaltkreis (A) verbunden ist, wobei der Überwachungsschaltkreis (21) konfiguriert ist, eine Differentialspannung am Zielschaltkreis (A) zu überwachen, und wobei der Überwachungsschaltkreis (21) konfiguriert ist, ein Ausgangssignal (CMP) zu erzeugen, das einen Leerlaufzustand des Zielschaltkreises (A) selektiv anzeigt; und
    einen Schalter (M), der mit dem Zielschaltkreis (A) parallel geschaltet ist, wobei der Schalter (M) einen Steuereingang aufweist, der mit dem Überwachungsschaltkreis (21) verbunden ist, um das Ausgangssignal (CMP) vom Überwachungsschaltkreis (21) zu empfangen, wobei der Schalter (M) konfiguriert ist, selektiv aktiviert zu werden, um den Zielschaltkreis (A) entsprechend dem Ausgangssignal (CMP) des Überwachungsschaltkreises (51) zu überbrücken, wobei der Zielschaltkreis (A) eine Beleuchtungsvorrichtung umfasst;
    dadurch gekennzeichnet, dass während des Leerlaufzustands des Zielschaltkreises (A) der Schalter (M) konfiguriert ist, periodisch deaktiviert zu werden.
  2. Schaltkreis (50) nach Anspruch 1, wobei der Schalter (M) konfiguriert ist, entsprechend dem Ausgangssignal (CMP) des Überwachungsschaltkreises (51) periodisch deaktiviert zu werden.
  3. Schaltkreis (50) nach Anspruch 2, wobei der Zielschaltkreis (A) eine Leuchtdiode (LED) einer LED-Kette ist.
  4. Schaltkreis (50) nach Anspruch 1, ferner umfassend einen Kondensator (C), wobei der Kondensator (C) einen ersten Anschluss aufweist, der mit einer Anode (LED+) des Zielschaltkreises (A) verbunden ist, und wobei der Kondensator (C) einen zweiten Anschluss aufweist, der mit einer Kathode (LED-) des Zielschaltkreises (A) verbunden ist, und wobei der Überwachungsschaltkreis (51) die Differentialspannung am Zielschaltkreis (A) überwacht, indem er die Spannung am Kondensator (C) überwacht.
  5. Schaltkreis (50) nach Anspruch 4, ferner umfassend eine Diode (D) und eine Zenerdiode (ZD), wobei die Diode (D) eine Anode, die mit der Anode (LED+) des Zielschaltkreises (A) verbunden ist, und eine Kathode aufweist, die mit dem ersten Anschluss des Kondensators (C) verbunden ist, und wobei die Zenerdiode (ZD) eine Kathode, die mit der Anode (LED+) des Zielschaltkreises (A) verbunden ist, und eine Anode aufweist, die mit der Kathode (LED-) des Zielschaltkreises (A) verbunden ist.
  6. Schaltkreis (50) nach Anspruch 4, wobei der Überwachungsschaltkreis (51) ferner Folgendes umfasst:
    einen ersten Spannungsversorgungseingang (P1), der mit dem ersten Anschluss des Kondensators (C) verbunden ist, und
    einen zweiten Spannungsversorgungseingang (P2), der mit dem zweiten Anschluss des Kondensators verbunden ist;
    wobei der Kondensator (C) konfiguriert ist, durch einen Vorstrom zwischen dem ersten Spannungsversorgungseingang (P1) und dem zweiten Spannungsversorgungseingang (P2) entladen zu werden.
  7. Schaltkreis (50) nach Anspruch 1, wobei der Überwachungsschaltkreis (51) eine Vergleichseinheit (U1) umfasst, die die Differentialspannung am Zielschaltkreis (A) mit einer Referenzspannung (REF) vergleicht, und wobei, wenn die Differentialspannung am Zielschaltkreis (A) größer ist als die Referenzspannung, der Schalter (M) konfiguriert ist, aktiviert zu werden.
  8. Schaltkreis (50) nach Anspruch 7, wobei der Überwachungsschaltkreis (31) ferner einen Halteschaltkreis (32) umfasst, der konfiguriert ist, den Schalter (M) für einen vorbestimmten Zeitraum zu aktivieren, und den Schalter (M) zu deaktivieren, wenn der vorbestimmte Zeitraum abgelaufen ist, wobei der Halteschaltkreis (32) einen Eingang und einen Ausgang aufweist, wobei der Eingang des Halteschaltkreises (32) mit einem Ausgangsanschluss der Vergleichseinheit (U1) verbunden ist, und wobei der Ausgang des Halteschaltkreises (32) mit dem Steuereingang des Schalters (M) verbunden ist.
  9. Schaltkreis (70) nach Anspruch 1, ferner umfassend:
    eine Pufferspeichervorrichtung (721), umfassend einen Einstellanschluss (S), einen Rückstellanschluss (R) und einen Ausgang (Q), wobei der Einstellanschluss (S) mit dem Ausgang des Überwachungsschaltkreises (51) verbunden ist und wobei der Rückstellanschluss (R) mit einer Anode (LED+) des Zielschaltkreises (A) verbunden ist;
    einen Impulsgenerator (723), umfassend einen Eingang (TIN) und einen Ausgang (TOU), wobei der Eingang (TIN) mit dem Ausgang (Q) der Pufferspeichervorrichtung (721) verbunden ist; und
    eine Ladepumpe (722), umfassend einen Eingang (ENSW) und einen Ausgang (VO1), wobei der Eingang (ENSW) mit dem Ausgang (TOU) des Impulsgenerators (723) verbunden ist und wobei der Ausgang (VO1) mit dem Steuereingang des Schalters (M) verbunden ist.
  10. Schaltkreis (70) nach Anspruch 9, wobei die Ladepumpe (722) zudem einen zweiten Ausgang (VO2) umfasst, wobei der zweite Ausgang (VO2) mit dem ersten Anschluss (705) des Kondensators (C) verbunden ist und wobei der zweite Ausgang (VO2) konfiguriert ist, eine Spannung am Kondensator (C) für einen Zeitraum über einer Mindestspannung zu halten.
  11. Schaltkreis (70) nach Anspruch 9, wobei
    die Pufferspeichervorrichtung (721) ferner einen ersten Spannungsversorgungseingang (P5) und einen zweiten Spannungsversorgungseingang (P6) umfasst, wobei der erste Spannungsversorgungseingang (P5) mit dem ersten Anschluss (705) des Kondensators (C) verbunden ist, und wobei der zweite Spannungsversorgungseingang (P6) mit dem zweiten Anschluss (706) des Kondensators verbunden ist; und wobei
    die Ladepumpe (722) ferner einen dritten Spannungsversorgungseingang und einen vierten Spannungsversorgungseingang umfasst, wobei der dritte Spannungsversorgungseingang mit der Anode (LED+) des Zielschaltkreises (A) verbunden ist und wobei der vierte Spannungsversorgungseingang mit der Kathode (LED-) des Zielschaltkreises (A) verbunden ist.
  12. Schaltkreis (30) nach Anspruch 2, wobei der Schalter (M) ein Metalloxid-Halbleiterfeldeffekttransostor (MOSFET) ist.
  13. Verfahren zum Überbrücken einer offenen Leuchtdiode in einer Kette von Leuchtdioden, umfassend:
    Überwachen einer Differentialspannung an der Leuchtdiode;
    Bestimmen eines offenen Zustands für die Leuchtdiode basierend auf der überwachten Differentialspannung an der Leuchtdiode; und
    wenn der offene Zustand der Leuchtdiode detektiert wird, Aktivieren eines mit der Leuchtdiode parallel geschalteten Schalters und Halten des Schalters in einem eingeschalteten Zustand für einen Zeitraum;
    dadurch gekennzeichnet, dass der Schalter während des offenen Zustands der Leuchtdiode periodisch deaktiviert wird.
  14. Verfahren nach Anspruch 13, wobei die Differentialspannung an der Leuchtdiode durch einen Kondensator überwacht wird und der Schalter für einen Zeitraum durch schrittweises Entladen des Kondensators in einem eingeschalteten Zustand gehalten wird.
  15. Verfahren nach Anspruch 13, ferner umfassend das periodische erzwungene Ausschalten des Schalters.
EP11180344.1A 2010-09-07 2011-09-07 Bypass-Schaltkreis für seriell gekoppelte lichtemittierende Dioden und zugehörige Betriebsverfahren Active EP2427033B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US38064610P 2010-09-07 2010-09-07
CN2010102859577A CN101969720B (zh) 2010-09-15 2010-09-15 Led旁路控制电路和控制方法
US13/051,437 US8354799B2 (en) 2010-09-07 2011-03-18 Bypass circuitry for serially coupled light emitting diodes and associated methods of operation

Publications (3)

Publication Number Publication Date
EP2427033A2 EP2427033A2 (de) 2012-03-07
EP2427033A3 EP2427033A3 (de) 2012-05-23
EP2427033B1 true EP2427033B1 (de) 2014-11-12

Family

ID=44534168

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11180344.1A Active EP2427033B1 (de) 2010-09-07 2011-09-07 Bypass-Schaltkreis für seriell gekoppelte lichtemittierende Dioden und zugehörige Betriebsverfahren

Country Status (1)

Country Link
EP (1) EP2427033B1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6145927B2 (ja) * 2012-06-01 2017-06-14 パナソニックＩｐマネジメント株式会社 点灯装置および車両用前照灯
JP6030922B2 (ja) * 2012-06-11 2016-11-24 株式会社小糸製作所 光源制御装置
WO2019224136A1 (en) * 2018-05-21 2019-11-28 Scandinova Systems Ab Output rectifier and arrangement comprising an output rectifier
DE102019103404B3 (de) * 2019-02-12 2020-02-27 Semikron Elektronik Gmbh & Co. Kg Schaltungseinrichtung mit einem Stromrichter und einer Kodensatorentladungseinrichtung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070159750A1 (en) * 2006-01-09 2007-07-12 Powerdsine, Ltd. Fault Detection Mechanism for LED Backlighting

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI383346B (zh) * 2007-09-28 2013-01-21 Chunghwa Picture Tubes Ltd 光源驅動電路及其控制方法
WO2009138907A2 (en) * 2008-05-13 2009-11-19 Nxp B.V. Detection of failures within lighting devices
DE102008048701B4 (de) * 2008-09-24 2020-06-04 HELLA GmbH & Co. KGaA Verfahren zum Betrieb einer Reihenschaltung von mindestens zwei LED's

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070159750A1 (en) * 2006-01-09 2007-07-12 Powerdsine, Ltd. Fault Detection Mechanism for LED Backlighting

Also Published As

Publication number Publication date
EP2427033A2 (de) 2012-03-07
EP2427033A3 (de) 2012-05-23

Similar Documents

Publication Publication Date Title
US8354799B2 (en) Bypass circuitry for serially coupled light emitting diodes and associated methods of operation
US8872440B2 (en) Open LED bypass circuit and associated methods of operation
US10068511B2 (en) LED driving device, illuminator, and liquid crystal display device
US9232584B2 (en) LED driving device, illuminator, and liquid crystal display device
US20120194088A1 (en) High brightness led driving circuit
US8283870B2 (en) Bypass protection circuit and light emitting diode driving device using the same
US8922220B2 (en) Short detection circuit, light-emitting diode chip, light-emitting diode device and short detection method
US8669706B2 (en) Integrated circuits, control methods and lighting systems
EP2427033B1 (de) Bypass-Schaltkreis für seriell gekoppelte lichtemittierende Dioden und zugehörige Betriebsverfahren
KR101510359B1 (ko) 클램핑 장치를 가진 발광 다이오드 조명 시스템
US9658274B2 (en) Light-emitting element failure detector and method for detecting light-emitting element failure
KR20130135757A (ko) Led 스트링을 제어하는 장치
CN100530320C (zh) 电压侦测电路及使用其的放电灯驱动装置
CN112449466B (zh) 线性led驱动电路、电源开关检测方法及调光控制方法
US10939528B2 (en) Electronic circuit with an LED module
CN108391343B (zh) Led检测装置、检测系统及检测方法
US8482213B1 (en) Electronic ballast with pulse detection circuit for lamp end of life and output short protection
RU2668946C2 (ru) Электролюминесцентное устройство со схемой обнаружения короткого замыкания
JP5074087B2 (ja) 放電ランプ駆動装置
JP2020198243A (ja) Ｌｅｄ駆動装置及び表示装置、並びにｌｅｄ駆動装置の制御装置
CN110225614B (zh) 灯具控制系统的故障检测装置及系统
JP2020198242A (ja) Ｌｅｄ駆動装置及び表示装置、並びにｌｅｄ駆動装置の制御装置
KR101241648B1 (ko) 전원 공급 장치
KR20110043406A (ko) 정전류원 회로
KR20110094914A (ko) 램프 구동 장치

Legal Events

Date Code Title Description
AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 33/08 20060101AFI20120416BHEP

17P Request for examination filed

Effective date: 20121116

17Q First examination report despatched

Effective date: 20140221

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140506

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 696417

Country of ref document: AT

Kind code of ref document: T

Effective date: 20141115

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602011011247

Country of ref document: DE

Effective date: 20141224

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20141112

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 696417

Country of ref document: AT

Kind code of ref document: T

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150312

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150212

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150312

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602011011247

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20150813

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150907

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150907

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20160531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150907

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150907

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150930

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150930

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20110907

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141112

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602011011247

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045000000

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230927

Year of fee payment: 13