EP2415049A4 - Negative voltage generation - Google Patents

Negative voltage generation Download PDF

Info

Publication number
EP2415049A4
EP2415049A4 EP10762036.1A EP10762036A EP2415049A4 EP 2415049 A4 EP2415049 A4 EP 2415049A4 EP 10762036 A EP10762036 A EP 10762036A EP 2415049 A4 EP2415049 A4 EP 2415049A4
Authority
EP
European Patent Office
Prior art keywords
negative voltage
voltage generation
generation
negative
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP10762036.1A
Other languages
German (de)
French (fr)
Other versions
EP2415049B1 (en
EP2415049A1 (en
Inventor
Jon Choy
David W. Chrudimsky
Padmaraj Sanjeevarao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of EP2415049A1 publication Critical patent/EP2415049A1/en
Publication of EP2415049A4 publication Critical patent/EP2415049A4/en
Application granted granted Critical
Publication of EP2415049B1 publication Critical patent/EP2415049B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2227—Standby or low power modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
  • Read Only Memory (AREA)
EP10762036.1A 2009-03-31 2010-02-26 Negative voltage generation Active EP2415049B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/415,159 US7733126B1 (en) 2009-03-31 2009-03-31 Negative voltage generation
PCT/US2010/025600 WO2010117513A1 (en) 2009-03-31 2010-02-26 Negative voltage generation

Publications (3)

Publication Number Publication Date
EP2415049A1 EP2415049A1 (en) 2012-02-08
EP2415049A4 true EP2415049A4 (en) 2018-03-21
EP2415049B1 EP2415049B1 (en) 2020-10-21

Family

ID=42226900

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10762036.1A Active EP2415049B1 (en) 2009-03-31 2010-02-26 Negative voltage generation

Country Status (5)

Country Link
US (1) US7733126B1 (en)
EP (1) EP2415049B1 (en)
KR (1) KR101649485B1 (en)
CN (1) CN102365685B (en)
WO (1) WO2010117513A1 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8085065B2 (en) * 2009-12-24 2011-12-27 Ati Technologies Ulc Dual loop level shifter
US8461899B2 (en) * 2011-01-14 2013-06-11 Stmicroelectronics International N.V. Negative voltage level shifter circuit
JP5727300B2 (en) * 2011-05-31 2015-06-03 トランスフォーム・ジャパン株式会社 Voltage regulator
US8830776B1 (en) * 2013-03-15 2014-09-09 Freescale Semiconductor, Inc. Negative charge pump regulation
JP6149677B2 (en) * 2013-10-10 2017-06-21 富士通株式会社 Level shifter and DC-DC converter
US9300296B2 (en) 2013-12-18 2016-03-29 Freescale Semiconductor, Inc. Level shifter circuit
US9191007B1 (en) * 2014-06-20 2015-11-17 Freescale Semiconductor, Inc. Latching level shifter and method of operation
JP6609553B2 (en) * 2014-06-25 2019-11-20 ソニーセミコンダクタソリューションズ株式会社 Image sensor, image sensor driving method, electronic device, and program
JP2017073742A (en) * 2015-10-09 2017-04-13 株式会社東芝 Level shift circuit, semiconductor device, and battery monitoring device
US10153279B2 (en) * 2016-02-15 2018-12-11 Globalfoundries Singapore Pte. Ltd. Compact and reliable changeable negative voltage transmission circuit
US11223359B2 (en) * 2016-03-31 2022-01-11 Qualcomm Incorporated Power efficient voltage level translator circuit
CN107481759B (en) * 2016-06-08 2020-06-09 中芯国际集成电路制造(上海)有限公司 External double-voltage input selection switch circuit and electronic device
US10262706B1 (en) * 2018-05-25 2019-04-16 Vanguard International Semiconductor Corporation Anti-floating circuit
US11568948B2 (en) 2021-02-12 2023-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Memory circuit and method of operating same
US11908539B2 (en) * 2022-05-31 2024-02-20 Nanya Technology Corporation Voltage regulator for providing word line voltage
TWI794123B (en) * 2022-06-30 2023-02-21 國立中山大學 Negative charge pump system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229379B1 (en) * 1997-11-17 2001-05-08 Nec Corporation Generation of negative voltage using reference voltage
US6242962B1 (en) * 1997-09-16 2001-06-05 Nec Corporation Level shift circuit having plural level shift stage stepwise changing potential range without applying large potential difference to component transistors
US20060244518A1 (en) * 2005-04-29 2006-11-02 Hynix Semiconductor Inc. Internal voltage generator

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4397062B2 (en) * 1998-11-27 2010-01-13 株式会社ルネサステクノロジ Voltage generation circuit and semiconductor memory device
US6166961A (en) * 1999-08-19 2000-12-26 Aplus Flash Technology, Inc. Approach to provide high external voltage for flash memory erase
JP2002033451A (en) * 2000-07-14 2002-01-31 Fujitsu Ltd Semiconductor integrated circuit
JP2002208290A (en) * 2001-01-09 2002-07-26 Mitsubishi Electric Corp Charge pump circuit and operating method for non- volatile memory using it
TW530459B (en) 2001-02-05 2003-05-01 Ememory Technology Inc Field breakdown-free negative voltage level conversion-circuit
US6864718B2 (en) * 2003-02-20 2005-03-08 Taiwan Semiconductor Manufacturing Company Charge pump level converter (CPLC) for dual voltage system in very low power application
US7268588B2 (en) 2005-06-29 2007-09-11 Freescale Semiconductor, Inc. Cascadable level shifter cell
ITMI20070977A1 (en) * 2007-05-15 2008-11-16 St Microelectronics Srl "LEVEL TRANSMISSION CIRCUIT AND MEMORY DEVICE INCLUDING THE CIRCUIT"
JP4874887B2 (en) * 2007-07-20 2012-02-15 株式会社東芝 High frequency semiconductor switch device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6242962B1 (en) * 1997-09-16 2001-06-05 Nec Corporation Level shift circuit having plural level shift stage stepwise changing potential range without applying large potential difference to component transistors
US6229379B1 (en) * 1997-11-17 2001-05-08 Nec Corporation Generation of negative voltage using reference voltage
US20060244518A1 (en) * 2005-04-29 2006-11-02 Hynix Semiconductor Inc. Internal voltage generator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2010117513A1 *

Also Published As

Publication number Publication date
WO2010117513A1 (en) 2010-10-14
CN102365685A (en) 2012-02-29
KR101649485B1 (en) 2016-08-19
US7733126B1 (en) 2010-06-08
KR20120016615A (en) 2012-02-24
CN102365685B (en) 2014-04-09
EP2415049B1 (en) 2020-10-21
EP2415049A1 (en) 2012-02-08

Similar Documents

Publication Publication Date Title
EP2415049A4 (en) Negative voltage generation
EP2478606A4 (en) Distributed power generation interface
EP2518235A4 (en) Auxiliary members
EP2447966A4 (en) Electrical storage unit
EP2625716A4 (en) Graphene electrodes for solar cells
EP2518876A4 (en) High-voltage power supply
EP2647111B8 (en) Electric generator
EP2441107A4 (en) Thin battery
EP2537076A4 (en) Power supply improvements
EP2463998A4 (en) Voltage smoothing circuit
EP2613436A4 (en) Power generation controller
AU2009906036A0 (en) Power generation
AU2009902120A0 (en) Electricity generator
AU2009902147A0 (en) Slipstram Generator
AU2009905084A0 (en) Battery
AU2009901257A0 (en) Hydro-pneumatic power generation
AU2009901265A0 (en) Tidal generator
AU2010905173A0 (en) Power generation
AU2010902184A0 (en) Power Generation
AU2009903056A0 (en) Hydrogen-generating energy source
AU2009901588A0 (en) Geothermal - Solar Power Generation Process
AU2009904798A0 (en) Supercapacitor electrodes
AU2008906104A0 (en) Power generation
AU2010904697A0 (en) Swimflow generator
AU2010904142A0 (en) Generator

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20111031

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NXP USA, INC.

RIC1 Information provided on ipc code assigned before grant

Ipc: G11C 16/14 20060101ALI20171106BHEP

Ipc: H02M 3/07 20060101ALI20171106BHEP

Ipc: H03K 19/0185 20060101ALI20171106BHEP

Ipc: H03K 3/356 20060101ALI20171106BHEP

Ipc: G11C 16/30 20060101ALI20171106BHEP

Ipc: G11C 5/14 20060101AFI20171106BHEP

RA4 Supplementary search report drawn up and despatched (corrected)

Effective date: 20180215

RIC1 Information provided on ipc code assigned before grant

Ipc: G11C 16/30 20060101ALI20180210BHEP

Ipc: H03K 19/0185 20060101ALI20180210BHEP

Ipc: H02M 3/07 20060101ALI20180210BHEP

Ipc: G11C 5/14 20060101AFI20180210BHEP

Ipc: G11C 16/14 20060101ALI20180210BHEP

Ipc: H03K 3/356 20060101ALI20180210BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20200728

RIN1 Information on inventor provided before grant (corrected)

Inventor name: CHRUDIMSKY, DAVID, W.

Inventor name: SANJEEVARAO, PADMARAJ

Inventor name: CHOY, JON

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010065724

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1326657

Country of ref document: AT

Kind code of ref document: T

Effective date: 20201115

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1326657

Country of ref document: AT

Kind code of ref document: T

Effective date: 20201021

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20201021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210122

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210121

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210222

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210121

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210221

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010065724

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

26N No opposition filed

Effective date: 20210722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210226

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210226

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210226

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210226

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20100226

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201021

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240123

Year of fee payment: 15