EP2362416A3 - Multi-die module and method thereof - Google Patents

Multi-die module and method thereof Download PDF

Info

Publication number
EP2362416A3
EP2362416A3 EP11004192A EP11004192A EP2362416A3 EP 2362416 A3 EP2362416 A3 EP 2362416A3 EP 11004192 A EP11004192 A EP 11004192A EP 11004192 A EP11004192 A EP 11004192A EP 2362416 A3 EP2362416 A3 EP 2362416A3
Authority
EP
European Patent Office
Prior art keywords
die
module
die module
packaged
unpackaged
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP11004192A
Other languages
German (de)
French (fr)
Other versions
EP2362416B1 (en
EP2362416A2 (en
Inventor
Vincent Chan
Samuel Ho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Original Assignee
ATI Technologies ULC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC filed Critical ATI Technologies ULC
Publication of EP2362416A2 publication Critical patent/EP2362416A2/en
Publication of EP2362416A3 publication Critical patent/EP2362416A3/en
Application granted granted Critical
Publication of EP2362416B1 publication Critical patent/EP2362416B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01067—Holmium [Ho]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Abstract

A multi-die module is electrically connected to both an unpackaged die and a packaged die as disclosed herein. The multi-die module has a footprint that is the same as conventional multi-die packages, which do not include packaged die, thereby allowing the multi-die module to be interchangeable with conventional multi-die packages. In one embodiment, the unpackaged die is a graphics processor, and the packaged die is a standard memory that has been burned in, functionally tested, and speed rated.
EP11004192.8A 2001-06-21 2002-06-18 Multi-die module Expired - Lifetime EP2362416B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/886,741 US7215022B2 (en) 2001-06-21 2001-06-21 Multi-die module
EP02254252.6A EP1271649B1 (en) 2001-06-21 2002-06-18 Multi-die module and method thereof

Related Parent Applications (3)

Application Number Title Priority Date Filing Date
EP02254252.6 Division 2002-06-18
EP02254252.6A Division EP1271649B1 (en) 2001-06-21 2002-06-18 Multi-die module and method thereof
EP02254252.6A Division-Into EP1271649B1 (en) 2001-06-21 2002-06-18 Multi-die module and method thereof

Publications (3)

Publication Number Publication Date
EP2362416A2 EP2362416A2 (en) 2011-08-31
EP2362416A3 true EP2362416A3 (en) 2012-03-28
EP2362416B1 EP2362416B1 (en) 2016-07-20

Family

ID=25389664

Family Applications (2)

Application Number Title Priority Date Filing Date
EP02254252.6A Expired - Lifetime EP1271649B1 (en) 2001-06-21 2002-06-18 Multi-die module and method thereof
EP11004192.8A Expired - Lifetime EP2362416B1 (en) 2001-06-21 2002-06-18 Multi-die module

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP02254252.6A Expired - Lifetime EP1271649B1 (en) 2001-06-21 2002-06-18 Multi-die module and method thereof

Country Status (2)

Country Link
US (2) US7215022B2 (en)
EP (2) EP1271649B1 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6677668B1 (en) * 1998-01-13 2004-01-13 Paul T. Lin Configuration for testing a substrate mounted with a most performance-demanding integrated circuit
US7215022B2 (en) * 2001-06-21 2007-05-08 Ati Technologies Inc. Multi-die module
DE10137666A1 (en) * 2001-08-01 2003-02-27 Infineon Technologies Ag Protection device for assemblies and process for their manufacture
TW557520B (en) * 2002-08-28 2003-10-11 Advanced Semiconductor Eng Semiconductor package module and process thereof
KR100618812B1 (en) * 2002-11-18 2006-09-05 삼성전자주식회사 Multi chip package having increased reliability
US6853064B2 (en) * 2003-05-12 2005-02-08 Micron Technology, Inc. Semiconductor component having stacked, encapsulated dice
US7453146B2 (en) * 2003-07-14 2008-11-18 International Rectifier Corporation High power MCM package with improved planarity and heat dissipation
US6908314B2 (en) * 2003-07-15 2005-06-21 Alcatel Tailored interconnect module
JP2005217072A (en) * 2004-01-28 2005-08-11 Renesas Technology Corp Semiconductor device
KR100639702B1 (en) 2004-11-26 2006-10-30 삼성전자주식회사 Packaged semiconductor die and manufacturing method thereof
US7608469B2 (en) * 2005-08-25 2009-10-27 Kingston Technology Corporation Method of fabricating a chip
US8110899B2 (en) * 2006-12-20 2012-02-07 Intel Corporation Method for incorporating existing silicon die into 3D integrated stack
US20080266786A1 (en) * 2007-04-25 2008-10-30 Behdad Jafari Method and apparatus for heat dissipation
US7906424B2 (en) 2007-08-01 2011-03-15 Advanced Micro Devices, Inc. Conductor bump method and apparatus
US20090032941A1 (en) * 2007-08-01 2009-02-05 Mclellan Neil Under Bump Routing Layer Method and Apparatus
KR101011199B1 (en) * 2007-11-01 2011-01-26 파나소닉 주식회사 Mounting structure
US20090127700A1 (en) * 2007-11-20 2009-05-21 Matthew Romig Thermal conductor lids for area array packaged multi-chip modules and methods to dissipate heat from multi-chip modules
US7741567B2 (en) * 2008-05-19 2010-06-22 Texas Instruments Incorporated Integrated circuit package having integrated faraday shield
US8314474B2 (en) * 2008-07-25 2012-11-20 Ati Technologies Ulc Under bump metallization for on-die capacitor
TWI466242B (en) * 2009-01-05 2014-12-21 Nanya Technology Corp Semiconductor package structure with protection bar
US8597986B2 (en) * 2011-09-01 2013-12-03 Taiwan Semiconductor Manufacturing Co., Ltd. System in package and method of fabricating same
US10475759B2 (en) 2011-10-11 2019-11-12 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit structure having dies with connectors of different sizes
EP2786409A4 (en) * 2011-12-01 2015-09-09 Conversant Intellectual Property Man Inc Cpu with stacked memory
CN103413796B (en) * 2013-07-16 2016-01-06 中国科学院计算技术研究所 The large port interconnection class chip that a kind of substrate multi-chip is integrated and implementation method
KR101622453B1 (en) * 2014-01-22 2016-05-31 앰코 테크놀로지 코리아 주식회사 Semiconductor device and manufacturing method thereof
US20150221614A1 (en) * 2014-02-06 2015-08-06 Sehat Sutardja High-bandwidth dram using interposer and stacking
FR3023059B1 (en) 2014-06-25 2018-01-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives INTEGRATED CIRCUIT COMPRISING A HEAT SINK
US10535633B2 (en) 2015-07-02 2020-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package having die structures of different heights and method of forming same
US9806058B2 (en) * 2015-07-02 2017-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Chip package having die structures of different heights and method of forming same
CN105789191A (en) * 2016-04-20 2016-07-20 广东工业大学 Frequency division multiplexing wireless communication system
US11328984B2 (en) 2017-12-29 2022-05-10 Texas Instruments Incorporated Multi-die integrated circuit packages and methods of manufacturing the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0393671A2 (en) * 1989-04-20 1990-10-24 Sanyo Electric Co., Ltd. Hybrid integrated circuit device
EP0694968A2 (en) * 1994-07-26 1996-01-31 Nec Corporation Multi-chip module semiconductor device
US5642262A (en) * 1995-02-23 1997-06-24 Altera Corporation High-density programmable logic device in a multi-chip module package with improved interconnect scheme
EP0849800A1 (en) * 1996-12-20 1998-06-24 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Multichip module with differently packaged integrated circuits and method of manufacturing it
US5999437A (en) * 1996-01-22 1999-12-07 Silicon Graphics, Inc. Processor-inclusive memory module

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60154648A (en) 1984-01-25 1985-08-14 Hitachi Ltd Semiconductor device
JPS62281435A (en) 1986-05-30 1987-12-07 Hitachi Ltd Semiconductor device
US4951232A (en) * 1988-09-12 1990-08-21 Silicon Graphics, Inc. Method for updating pipelined, single port Z-buffer by segments on a scan line
JPH05251717A (en) 1992-03-04 1993-09-28 Hitachi Ltd Semiconductor package and semiconductor module
JP2960276B2 (en) * 1992-07-30 1999-10-06 株式会社東芝 Multilayer wiring board, semiconductor device using this substrate, and method of manufacturing multilayer wiring board
JPH0758254A (en) * 1993-08-19 1995-03-03 Fujitsu Ltd Multichip module and manufacture thereof
JP2556294B2 (en) 1994-05-19 1996-11-20 日本電気株式会社 Resin-sealed semiconductor device
JP3486231B2 (en) 1994-07-20 2004-01-13 株式会社アドバンテスト Multi-bit test pattern generator
JP2570637B2 (en) * 1994-11-28 1997-01-08 日本電気株式会社 MCM carrier
US5731945A (en) 1995-02-22 1998-03-24 International Business Machines Corporation Multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes
US5872051A (en) * 1995-08-02 1999-02-16 International Business Machines Corporation Process for transferring material to semiconductor chip conductive pads using a transfer substrate
US5847929A (en) * 1996-06-28 1998-12-08 International Business Machines Corporation Attaching heat sinks directly to flip chips and ceramic chip carriers
FI962816A (en) 1996-07-11 1998-01-12 Nokia Mobile Phones Ltd Enclosure design for microcircuit modules
US6140144A (en) * 1996-08-08 2000-10-31 Integrated Sensing Systems, Inc. Method for packaging microsensors
US6075289A (en) * 1996-10-24 2000-06-13 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
US6069793A (en) * 1997-01-24 2000-05-30 Hitachi, Ltd. Circuit module and information processing apparatus
JPH10270496A (en) * 1997-03-27 1998-10-09 Hitachi Ltd Electronic device, information processor, semiconductor device, semiconductor chip, and mounting method thereof
US5923959A (en) 1997-07-23 1999-07-13 Micron Technology, Inc. Ball grid array (BGA) encapsulation mold
RU2119276C1 (en) 1997-11-03 1998-09-20 Закрытое акционерное общество "Техно-ТМ" Three-dimensional flexible electronic module
JPH11219984A (en) * 1997-11-06 1999-08-10 Sharp Corp Semiconductor device package, its manufacture and circuit board therefor
JP3462979B2 (en) * 1997-12-01 2003-11-05 株式会社東芝 Semiconductor device
DE19808986A1 (en) * 1998-03-03 1999-09-09 Siemens Ag Semiconductor component with several semiconductor chips
US5977626A (en) 1998-08-12 1999-11-02 Industrial Technology Research Institute Thermally and electrically enhanced PBGA package
US6618267B1 (en) * 1998-09-22 2003-09-09 International Business Machines Corporation Multi-level electronic package and method for making same
US6294731B1 (en) * 1999-03-16 2001-09-25 Performance Interconnect, Inc. Apparatus for multichip packaging
TW411595B (en) 1999-03-20 2000-11-11 Siliconware Precision Industries Co Ltd Heat structure for semiconductor package device
US6239482B1 (en) 1999-06-21 2001-05-29 General Electric Company Integrated circuit package including window frame
DE19941449A1 (en) * 1999-08-31 2001-03-01 Braun Gmbh Switching power supply
US6297551B1 (en) 1999-09-22 2001-10-02 Agere Systems Guardian Corp. Integrated circuit packages with improved EMI characteristics
GB2354636A (en) * 1999-09-25 2001-03-28 Ibm Mounting chips on substrates
TW429494B (en) 1999-11-08 2001-04-11 Siliconware Precision Industries Co Ltd Quad flat non-leaded package
US6392896B1 (en) * 1999-12-22 2002-05-21 International Business Machines Corporation Semiconductor package containing multiple memory units
JP2001227902A (en) * 2000-02-16 2001-08-24 Mitsubishi Electric Corp Semiconductor device
US6475830B1 (en) * 2000-07-19 2002-11-05 Cisco Technology, Inc. Flip chip and packaged memory module
TW445612B (en) * 2000-08-03 2001-07-11 Siliconware Precision Industries Co Ltd Solder ball array structure to control the degree of collapsing
JP2002074985A (en) 2000-08-29 2002-03-15 Mitsubishi Electric Corp Memory module, its manufacturing method, and test connector using it
US6437984B1 (en) 2000-09-07 2002-08-20 Stmicroelectronics, Inc. Thermally enhanced chip scale package
JP4529262B2 (en) 2000-09-14 2010-08-25 ソニー株式会社 High frequency module device and manufacturing method thereof
US6608763B1 (en) 2000-09-15 2003-08-19 Staktek Group L.P. Stacking system and method
US6849940B1 (en) 2000-11-20 2005-02-01 Ati Technologies, Inc. Integrated circuit package for the transfer of heat generated by the inte circuit and method of fabricating same
JP4422323B2 (en) * 2000-12-15 2010-02-24 株式会社ルネサステクノロジ Semiconductor device
JP2002353398A (en) 2001-05-25 2002-12-06 Nec Kyushu Ltd Semiconductor device
US7215022B2 (en) * 2001-06-21 2007-05-08 Ati Technologies Inc. Multi-die module
US6734552B2 (en) 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package
TW552689B (en) 2001-12-21 2003-09-11 Siliconware Precision Industries Co Ltd High electrical characteristic and high heat dissipating BGA package and its process

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0393671A2 (en) * 1989-04-20 1990-10-24 Sanyo Electric Co., Ltd. Hybrid integrated circuit device
EP0694968A2 (en) * 1994-07-26 1996-01-31 Nec Corporation Multi-chip module semiconductor device
US5642262A (en) * 1995-02-23 1997-06-24 Altera Corporation High-density programmable logic device in a multi-chip module package with improved interconnect scheme
US5999437A (en) * 1996-01-22 1999-12-07 Silicon Graphics, Inc. Processor-inclusive memory module
EP0849800A1 (en) * 1996-12-20 1998-06-24 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Multichip module with differently packaged integrated circuits and method of manufacturing it

Also Published As

Publication number Publication date
US20020195704A1 (en) 2002-12-26
US7215022B2 (en) 2007-05-08
EP2362416B1 (en) 2016-07-20
EP2362416A2 (en) 2011-08-31
EP1271649A3 (en) 2004-04-28
EP1271649B1 (en) 2015-03-25
US6929976B2 (en) 2005-08-16
US20040106230A1 (en) 2004-06-03
EP1271649A2 (en) 2003-01-02

Similar Documents

Publication Publication Date Title
EP2362416A3 (en) Multi-die module and method thereof
EP2306513A3 (en) IC chip package with directly connected leads
AU1174297A (en) Dynamic ram, semiconductor storage device, and semiconductor integrated circuit device
EP1172850A3 (en) Semiconductor device having at least three power terminals superposed on each other
AU2003207484A1 (en) Stacked die in die bga package
EP1154481A3 (en) Interposer and semiconductor device using it
WO2001094912A3 (en) Dynamic tensile tester
EP1349139A3 (en) Output circuit for gray scale control, testing apparatus thereof, and method for testing output circuit for gray scale control
EP1293989A3 (en) Test method for semiconductor memory circuit
EP1523042A3 (en) Optical device and production method thereof
EP1045438B8 (en) Probe card for testing semiconductor device, and semiconductor device test method
EP1341079A3 (en) Random number generating device
EP1662567A3 (en) Simplified multichip packaging and package design
EP2284545A3 (en) Coplanar proofmasses employable to sense acceleration along three axes
EP2256471A3 (en) Radiation sensor device and method
DE60331832D1 (en) Packaged foods
AU2002228825A1 (en) Semiconductor device package and lead frame with die overhanging lead frame pad
EP1791132A3 (en) Semiconductor memory device and method for operating the same
WO2003089941A3 (en) Semiconductor test system with easily changed interface unit
WO2003038647A3 (en) Packaged combination memory for electronic devices
EP1331642A4 (en) Semiconductor storage device, its testing method, and test circuit
WO2003084828A8 (en) Self-standing package and method for making the same
EP0953988A3 (en) Integrated circuit having memory built-in self test (BIST) with programmable characteristics and method of operation
JP2001043700A5 (en)
EP1401076A3 (en) System and method for detecting loss of phase in a compressor system

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AC Divisional application: reference to earlier application

Ref document number: 1271649

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

RIN1 Information on inventor provided before grant (corrected)

Inventor name: HO, SAMUEL

Inventor name: CHAN, VINCENT

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 25/18 20060101ALI20120222BHEP

Ipc: H01L 25/065 20060101ALI20120222BHEP

Ipc: H01L 25/00 20060101ALI20120222BHEP

Ipc: H01L 25/10 20060101AFI20120222BHEP

Ipc: H05K 1/14 20060101ALI20120222BHEP

17P Request for examination filed

Effective date: 20120907

17Q First examination report despatched

Effective date: 20130927

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 60248218

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01L0025065000

Ipc: H01L0025100000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20160121

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 25/10 20060101AFI20160112BHEP

Ipc: H05K 1/14 20060101ALI20160112BHEP

Ipc: H01L 25/065 20060101ALI20160112BHEP

Ipc: H01L 25/00 20060101ALI20160112BHEP

Ipc: H01L 25/18 20060101ALI20160112BHEP

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AC Divisional application: reference to earlier application

Ref document number: 1271649

Country of ref document: EP

Kind code of ref document: P

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 60248218

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 60248218

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20170421

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20180228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170630

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20210525

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20210526

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60248218

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20220617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20220617