EP2333703B1 - Elektronische Komponente zum Aufspüren von aktiven Angriffen - Google Patents

Elektronische Komponente zum Aufspüren von aktiven Angriffen Download PDF

Info

Publication number
EP2333703B1
EP2333703B1 EP10194680.4A EP10194680A EP2333703B1 EP 2333703 B1 EP2333703 B1 EP 2333703B1 EP 10194680 A EP10194680 A EP 10194680A EP 2333703 B1 EP2333703 B1 EP 2333703B1
Authority
EP
European Patent Office
Prior art keywords
component
current
electronic component
ref
representative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP10194680.4A
Other languages
English (en)
French (fr)
Other versions
EP2333703A1 (de
Inventor
Nicolas Morin
Hugues Thiebeauld De La Crouee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Idemia France SAS
Original Assignee
Idemia France SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Idemia France SAS filed Critical Idemia France SAS
Publication of EP2333703A1 publication Critical patent/EP2333703A1/de
Application granted granted Critical
Publication of EP2333703B1 publication Critical patent/EP2333703B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory

Definitions

  • the present invention is in the field of protection of electronic components.
  • a passive attack is an attack in which the attacker is content to observe the activity of the component.
  • an active attack is a fault injection attack in which the attacker physically disturbs the component during the execution of sensitive algorithms or commands.
  • Such disturbances materialize at the level of the component by an energy supply (light or electromagnetic for example).
  • This energy supply leads to an increase in current which places the component in an unexpected and fragile state.
  • the figure 1 represents the principle of such an evaluation.
  • a component 10 is placed in series between two resistors of value R, one connected to ground and the other to a positive voltage Vcc, then the component is illuminated with a laser pulse.
  • the invention relates to a component capable of detecting an active attack according to claim 1 and to a method of detecting an active attack according to claim 13.
  • the invention aims to detect any abnormal increase in current in the component.
  • the invention can for example be implemented by comparing an intensity representative of the intensity actually consumed by the component with a variable reference intensity, dynamically adjustable, and representative of an expected activity of the component.
  • the electronic component according to the invention comprises a logic unit capable of generating an electric current whose intensity is the aforementioned reference variable intensity.
  • the invention proposes to carry out a dynamic control, by adjusting the reference intensity in function of the expected activity of the component at a given time.
  • the component checks whether the level of current consumption does not exceed a threshold, this threshold varying dynamically as a function of the activity of the chip. If at a given time the threshold is exceeded, this will mean that the component is under attack by energy supply and an alarm can be triggered to react to it.
  • the electronic component comprises at least one module and the reference intensity is representative, at a given instant, of the maximum consumption expected from the active modules at this instant.
  • the logic unit has as many resistors in parallel as the component has modules, and each resistor is connected to a single module via a switch and sized so that the current flowing through this resistor, when said module is active, represents the maximum consumption expected from this module at this time.
  • the electronic component comprises a processor capable of positioning the switch associated with a resistance of the logic unit as a function of the active or inactive nature of the module associated with this resistance.
  • the switch can be positioned by material means.
  • the comparison means are constituted by a two-state register having an input capacity capable of being charged or discharged according to whether the intensity representative of the intensity actually consumed may or may not exceed the reference intensity.
  • the intensity representative of the intensity actually consumed is obtained by a current mirror from the intensity actually consumed.
  • the intensity of the mirror current used for detection is equal to the intensity actually consumed by the component.
  • the physical quantity taken into account to qualify the expected and actual activity of the component is a voltage.
  • the electronic component according to the invention comprises means for obtaining a voltage, called a reference, dynamically adjustable and representative of the expected activity of the component, and comparison means suitable for compare this reference voltage with a voltage representative of the actual consumption of the component.
  • the invention also relates to a chip card (or microcircuit card) conforming to standard ISO-7816 comprising a microcontroller constituted by an electronic component as mentioned above.
  • the different steps of the protection method mentioned above are determined by computer program instructions.
  • the invention also relates to a computer program on an information medium, this program being capable of being implemented in a microcircuit card, this program comprising instructions adapted to the implementation of the steps of the first protection method as mentioned above.
  • This program can use any programming language, and be in the form of source code, object code, or intermediate code between source code and object code, such as in a partially compiled form, or any other desirable form.
  • the invention also relates to an information medium readable by a computer, and comprising instructions of a computer program as mentioned above.
  • the information medium can be any entity or device capable of storing the program.
  • the support may include a storage means, such as a ROM, for example a CD ROM or a microelectronic circuit ROM, or else a magnetic recording means, for example a floppy disc or a disc. hard.
  • the information medium can be a transmissible medium such as an electrical or optical signal, which can be routed via an electrical or optical cable, by radio or by other means.
  • the program according to the invention can in particular be downloaded from a network of the Internet type.
  • the information medium can be an integrated circuit in which the program is incorporated, the circuit being adapted to execute or to be used in the execution of the process in question.
  • the figure 2 represents a smart card 150 according to the invention.
  • This smart card 150 conforms to standard ISO 7816. It comprises an electronic component 10 in accordance with a first embodiment of the invention.
  • the microcircuit card 150 or more precisely the electronic component 10 which it incorporates can exchange data with an entity external to the card by means of a communication interface 300 produced in the form of contacts.
  • the invention is implemented by material means.
  • the electronic component 10 comprises three modules 11, 12, 13.
  • the electronic component 10 comprises a logic unit 20 capable of generating an electric current of variable intensity called the reference, I REF .
  • the logic unit 20 comprises three resistors R1, R2, R3 in parallel. Each of these resistors has a terminal connected to a positive supply Vcc via a PMOS switch and a terminal connected to ground.
  • each of the resistors R1 to R3 can be connected or not to one of said modules 11 to 13 by a switch, for example of the PMOS type, the switch being closed when the module concerned is active and open in the opposite case.
  • the module 11 when the module 11 (for example) becomes active, it generates an activity signal I ACT11 which causes the closing of the PMOS switch connected to the module 11 and an electric current crosses the resistor R1, the intensity of which I R1 is equal to (Vcc - 0) / R1.
  • the resistance R1 is dimensioned so that the intensity I R1 corresponds to the maximum consumption of the module 11.
  • the resistors R2 and R3 are dimensioned so that the intensities I R2 and I R3 which pass through them, in the event of activity of modules 12 and 13, correspond to the maximum consumption of these modules.
  • variable reference intensity I REF therefore corresponds, at a given instant, to the maximum consumption of the active modules 11 to 13.
  • the transistors T1 and T2 can also be chosen different. For example, in order not to increase consumption too much, we can choose T2 ten times smaller than T1. In this case, the resistors will be chosen with values 10 times higher so that the currents I REF and I CONSO_MIRROR are comparable.
  • the component 10 includes a register REG capable of storing a binary value, this value depending on the character charged / discharged from the capacitor 15.
  • the intensity I REG is negative, the variable reference intensity I REF having been chosen to correspond to the maximum consumption of active modules 11 to 13; the capacitor 15 discharges and the register REG is at the low level.
  • reading the level of the register REG makes it possible to compare the reference intensity I REF with the intensity I CONSO actually consumed by the component 10.
  • the output value of the REG register can generate an alarm signal for the processing of the attack thus detected.
  • the figure 3 shows a smart card 150 according to a second embodiment of the invention.
  • the electronic component 10 includes a processor 17 able to activate / deactivate each of the modules 11 to 13.
  • the electronic component 10 is associated on the one hand with a random access memory 600, and on the other hand with a non-volatile memory 200 (for example of the EEPROM type) by buses.
  • the non-volatile memory 200 of the microcircuit card 150 constitutes an information medium in accordance with the invention. It includes a computer program PG40 in accordance with the invention, this program comprising instructions capable of implementing a protection method in accordance with the invention.
  • the electronic component 10 comprises a configuration module 18 comprising a configuration bit associated with each of the modules 11 to 13.
  • the value of the bit associated with a module is positioned by the processor 17 as a function of the active / non-active character of this module.
  • the PMOS switch associated with each of the resistors R1 to R3 is open or closed depending on the value of the bit associated with the module corresponding to this resistance.
  • the processor 17 monitors the state of the register REG and triggers a signal when this state changes to the second level.
  • the figure 4 shows a smart card 150 according to a third embodiment of the invention.
  • the electronic component 10 comprises a register 29 comprising the digital value of the voltage U CONSO_MIRROR , representative of the actual consumption of the electronic component 10.
  • the electronic component 10 comprises a register 28 comprising a value representative of the expected voltage across the terminals of the electronic component 10 as a function of the activity of each of the modules 11 to 13.
  • This register can for example be configured directly by modules.
  • the electronic component 10 includes a subtractor 35 capable of subtracting the content of the registers 28 and 29, the carry signal being connected to the register REG.
  • the value of the register REG is therefore equal to 1 if the actual consumption of the component 10 exceeds the consumption expected at this time; the alarm signal then goes to the second level.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Storage Device Security (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Manipulation Of Pulses (AREA)

Claims (15)

  1. Elektronisches Bauelement (10), das geeignet ist, einen aktiven Angriff zu erkennen, umfassend:
    - Mittel (20) zum Erhalten einer physikalischen, sogenannten Referenzgröße (IREF, UREF), die dynamisch einstellbar und für die erwartete Aktivität des Bauelements (10) repräsentativ ist, wobei die physikalische Größe eine Stärke oder eine Spannung ist,
    - Vergleichsmittel (REG, 17), die geeignet sind, die Referenzgröße (IREF, UREF) mit einer Größe des gleichen Typs (ICONSO_MIRROR, ICONSO, UCONSO_MIRROR), welche für die tatsächliche Aktivität des Bauelements repräsentativ ist, zu vergleichen, und
    - Mittel, die geeignet sind, in Abhängigkeit von dem Ergebnis des Vergleichs einen Angriff durch Energiezufuhr, die eine Zufuhr eines Stromüberschusses stromaufwärts (Vcc) und stromabwärts (Gnd) des Bauelements bewirkt, zu erkennen.
  2. Elektronisches Bauelement (10) nach Anspruch 1, dadurch gekennzeichnet, dass es Vergleichsmittel (REG, 17) umfasst, die geeignet sind, eine Stärke (ICONSO_MIRROR, ICONSO), welche für die durch das Bauelement tatsächlich verbrauchte Stärke (ICONSO) repräsentativ ist, mit einer variablen Referenzstärke (IREF), welche dynamisch einstellbar ist, um die erwartete Aktivität des Bauelements darzustellen, zu vergleichen.
  3. Elektronisches Bauelement (10) nach Anspruch 2, dadurch gekennzeichnet, dass es eine Logikeinheit (20) umfasst, die geeignet ist, einen elektrischen Strom zu erzeugen, dessen Stärke die variable Referenzstärke (IREF) ist.
  4. Elektronisches Bauelement nach Anspruch 2 oder 3, dadurch gekennzeichnet, dass es wenigstens ein Modul (11, 12, 13) umfasst, wobei die Referenzstärke (IREF) zu einem gegebenen Zeitpunkt für den erwarteten maximalen Verbrauch der aktiven Module zu diesem Zeitpunkt repräsentativ ist.
  5. Elektronisches Bauelement nach Anspruch 4, dadurch gekennzeichnet, dass die Logikeinheit (20) so viele parallel geschaltete Widerstände (R1, R2, R3) umfasst, wie das Bauelement Module umfasst, wobei jeder Widerstand über einen Schalter mit einem einzigen der Module verbunden und so dimensioniert ist, dass der Strom, welcher durch diesen Widerstand fließt, wenn das Modul aktiv ist, den erwarteten maximalen Verbrauch des Moduls zu diesem Zeitpunkt darstellt.
  6. Elektronisches Bauelement nach Anspruch 5, dadurch gekennzeichnet, dass es einen Prozessor umfasst, der geeignet ist, den Schalter in Abhängigkeit von der aktiven oder inaktiven Eigenschaft des Moduls zu positionieren.
  7. Elektronisches Bauelement nach einem der Ansprüche 2 bis 6, dadurch gekennzeichnet, dass die Vergleichsmittel durch ein Register (REG) gebildet sind, welches eine Eingangskapazität (15) aufweist, die geeignet ist, geladen zu werden oder sich zu entladen, je nachdem, ob die Stärke (ICONSO_MIRROR, ICONSO), welche für die tatsächlich verbrauchte Stärke (ICONSO) repräsentativ ist, die Referenzstärke überschreitet oder nicht.
  8. Elektronisches Bauelement nach einem der Ansprüche 2 bis 7, dadurch gekennzeichnet, dass die Stärke (ICONSO_MIRROR, ICONSO), welche für die tatsächlich verbrauchte Stärke (ICONSO) repräsentativ ist, durch einen Stromspiegel aus der tatsächlich verbrauchten Stärke (ICONSO) erhalten wird.
  9. Elektronisches Bauelement (10) nach Anspruch 1, dadurch gekennzeichnet, dass es umfasst:
    - Mittel (20) zum Erhalten einer sogenannten Referenzspannung (UREF), die dynamisch einstellbar ist und für die erwartete Aktivität des Bauelements (10) repräsentativ ist, und dass
    - die Vergleichsmittel (REG, 17) geeignet sind, die Referenzspannung (UREF) mit einer Spannung (UCONSO_MIRROR), welche für den tatsächlichen Verbrauch des Bauelements repräsentativ ist, zu vergleichen.
  10. Elektronisches Bauelement (10) nach Anspruch 9, dadurch gekennzeichnet, dass es wenigstens ein Modul (11, 12, 13) und ein Register (28) umfasst, das einen Wert enthält, der für die an den Anschlüssen des Bauelements (10) in Abhängigkeit von der Aktivität eines jeden der Module (11, 12, 13) erwartete Spannung repräsentativ ist.
  11. Elektronisches Bauelement (10) nach Anspruch 9 oder 10, dadurch gekennzeichnet, dass es umfasst:
    - einen zu dem Bauelement (10) parallel geschalteten Widerstand (R), der von einem Strom durchflossen wird, dessen Stärke (ICONSO_MIRROR) für die tatsächlich durch das Bauelement verbrauchte Stärke (ICONSO) repräsentativ ist, und
    - ein Register (29), das den digitalen Wert der Spannung (UCONSO_MIRROR) an den Anschlüssen des Widerstands (R) enthält, der für den tatsächlichen Verbrauch des Bauelements (10) repräsentativ ist.
  12. Chipkarte (150) gemäß der Norm ISO 7816, die einen Mikrocontroller (10) umfasst, welcher durch ein elektronisches Bauelement nach einem der Ansprüche 1 bis 11 gebildet ist.
  13. Verfahren zum Erkennen eines aktiven Angriffs auf ein elektronisches Bauelement (10), umfassend:
    - einen Schritt zum Erhalten einer physikalischen, sogenannten Referenzgröße (IREF, UREF), die dynamisch einstellbar und für die erwartete Aktivität des Bauelements (10) repräsentativ ist, wobei die physikalische Größe eine Stärke oder eine Spannung ist,
    - einen Schritt zum Vergleichen (REG, 17) der Referenzgröße (IREF, UREF) mit einer Größe des gleichen Typs (ICONSO_MIRROR, ICONSO, UCONSO_MIRROR), welche für die tatsächliche Aktivität des Bauelements repräsentativ ist, und
    - einen Schritt des Erkennens, in Abhängigkeit von dem Ergebnis des Vergleichsschrittes, eines Angriffs durch Energiezufuhr, die eine Zufuhr eines Stromüberschusses stromaufwärts (Vcc) und stromabwärts (Gnd) des Bauelements bewirkt.
  14. Computerprogramm, umfassend Befehle für die Durchführung der Schritte des Schutzverfahrens nach Anspruch 13, wenn das Programm durch einen Computer ausgeführt wird.
  15. Durch einen Computer lesbarer Aufzeichnungsträger, auf dem ein Computerprogramm gespeichert ist, das Befehle für die Durchführung der Schritte des Schutzverfahrens nach Anspruch 13 umfasst.
EP10194680.4A 2009-12-14 2010-12-13 Elektronische Komponente zum Aufspüren von aktiven Angriffen Active EP2333703B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0958940A FR2953960B1 (fr) 2009-12-14 2009-12-14 Composant electronique apte a detecter des attaques par apport d'energie

Publications (2)

Publication Number Publication Date
EP2333703A1 EP2333703A1 (de) 2011-06-15
EP2333703B1 true EP2333703B1 (de) 2020-06-03

Family

ID=42537620

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10194680.4A Active EP2333703B1 (de) 2009-12-14 2010-12-13 Elektronische Komponente zum Aufspüren von aktiven Angriffen

Country Status (6)

Country Link
US (1) US10147033B2 (de)
EP (1) EP2333703B1 (de)
KR (1) KR101759744B1 (de)
CN (1) CN102129593B (de)
FR (1) FR2953960B1 (de)
TW (1) TWI582702B (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5776927B2 (ja) * 2011-03-28 2015-09-09 ソニー株式会社 情報処理装置及び方法、並びにプログラム
DE102013112552B4 (de) * 2013-11-14 2017-05-24 Infineon Technologies Ag Schaltungsanordnung und Verfahren zum Sichern einer Schaltungsanordnung gegen wiederholte Lichtangriffe
CN108802476A (zh) * 2018-06-13 2018-11-13 贵州电网有限责任公司 一种直流电流互感器及其电流测试方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2796738B1 (fr) * 1999-07-22 2001-09-14 Schlumberger Systems & Service Micro-controleur securise contre les attaques en courant
JP3929888B2 (ja) * 2002-12-25 2007-06-13 株式会社東芝 Ｉｃカード
JP2006513477A (ja) * 2003-01-14 2006-04-20 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 偽造及び／または変造されたスマートカードを検出する方法及び端末
US7498690B2 (en) * 2004-12-01 2009-03-03 Texas Instruments Incorporated System and method for regulating power in a multiple-output switching converter
US7716502B2 (en) 2005-08-24 2010-05-11 Radu Muresan Current flattening and current sensing methods and devices
FR2895115A1 (fr) * 2005-12-20 2007-06-22 St Microelectronics Sa Detecteur de pics parasites dans l'alimentation d'un circuit integre
DE102006005053B4 (de) * 2006-02-03 2012-10-25 Infineon Technologies Ag Vorichtung und Verfahren zum Erfassen eines Angriffs auf eine elektrische Schaltung
CN101427192A (zh) 2006-04-25 2009-05-06 Nxp股份有限公司 针对电压参考和/或电流参考的电路装置以及相应方法
KR20090010109A (ko) 2006-05-10 2009-01-28 엔엑스피 비 브이 신호 전송 라인에 대한 공격을 검출하는 센서
US7808842B1 (en) * 2007-09-25 2010-10-05 Cypress Semiconductor Corporation System to adjust a reference current
TWI368840B (en) * 2007-10-26 2012-07-21 Asustek Comp Inc Computer system for solving the unmatchable issue of a psu and a motherboard
US20100013631A1 (en) * 2008-07-16 2010-01-21 Infineon Technologies Ag Alarm recognition
US8210440B1 (en) * 2008-07-31 2012-07-03 Ixys Ch Gmbh Low-cost magnetic stripe reader using independent switching thresholds

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
KR101759744B1 (ko) 2017-07-19
TW201140462A (en) 2011-11-16
US20110139879A1 (en) 2011-06-16
KR20110068910A (ko) 2011-06-22
CN102129593B (zh) 2016-05-04
FR2953960A1 (fr) 2011-06-17
EP2333703A1 (de) 2011-06-15
TWI582702B (zh) 2017-05-11
FR2953960B1 (fr) 2012-01-13
CN102129593A (zh) 2011-07-20
US10147033B2 (en) 2018-12-04

Similar Documents

Publication Publication Date Title
EP2164031B1 (de) Verfahren und Vorrichtung zum Schutz eines Mikroschaltkreises vor Angriffen
EP2162846B1 (de) Kryptoprozessor mit verbessertem datenschutz
EP1293856A1 (de) Geschützte integrierte Schaltung mit vertraulichen Teilen und Verfahren zur Aktivierung dieser Schaltung
FR2959580A1 (fr) Circuit et procede de detection d'une attaque par injection de fautes
EP2466528B1 (de) Sicherung der Einspeisung der Steuerungsmittel einer Mikrochipkarte im Fall eines Angriffs
EP2333703B1 (de) Elektronische Komponente zum Aufspüren von aktiven Angriffen
EP1904946A1 (de) Detektion von fehlern durch lange perturbation
EP1804199B1 (de) Detektor von Störungspeaks bei der Stromzufuhr zu einem integrierten Schaltkreis
EP0902949A1 (de) Elektrisch lösch-und programmierbarer nichtflüchtiger speicher, geschützt gegen stromunterbrechungen
EP3391228B1 (de) Verfahren zum schreiben in einem nichtflüchtigen speicher einer elektronischen einheit und zugehörige elektronische einheit
FR2810438A1 (fr) Circuit de detection d'usure
EP1168621A1 (de) Integrierte Schaltung mit Schutzvorrichtung
EP1089218B1 (de) Eingangsschaltung für IC Speicherkarte
EP1764804B1 (de) Integrierte Schaltung mit einem UV-löschgeschützten Speicher.
FR3011656A1 (fr) Procede et dispositif de realisation de fonction par un microcircuit
FR2835328A1 (fr) Circuit de demarrage et de protection contre les chutes de tension d'alimentation pour un circuit sans contact
FR2947360A1 (fr) Dispositif et procede de protection d'un composant electronique contre des attaques basees sur l'analyse de la consommation du composant
EP2860669A1 (de) Verfahren in einem Mikroschaltkreis durgeführt und entsprechende Vorrichtung
EP1862952A1 (de) Gesicherte elektronische Vorrichtung
FR2771564A1 (fr) Dispositif pour l'initialisation a la mise sous tension d'un circuit integre digital

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101213

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

RIC1 Information provided on ipc code assigned before grant

Ipc: G06K 19/07 20060101ALN20170712BHEP

Ipc: G06K 19/073 20060101AFI20170712BHEP

17Q First examination report despatched

Effective date: 20170726

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: IDEMIA FRANCE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: G06K 19/073 20060101AFI20191104BHEP

Ipc: G06K 19/07 20060101ALN20191104BHEP

INTG Intention to grant announced

Effective date: 20191121

RIN1 Information on inventor provided before grant (corrected)

Inventor name: THIEBEAULD DE LA CROUEE, HUGUES

Inventor name: MORIN, NICOLAS

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: IDEMIA FRANCE

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAR Information related to intention to grant a patent recorded

Free format text: ORIGINAL CODE: EPIDOSNIGR71

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTC Intention to grant announced (deleted)
GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

RIC1 Information provided on ipc code assigned before grant

Ipc: G06K 19/07 20060101ALN20200406BHEP

Ipc: G06K 19/073 20060101AFI20200406BHEP

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

INTG Intention to grant announced

Effective date: 20200424

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1277785

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200615

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602010064514

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200904

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200903

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200903

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1277785

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201006

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201003

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602010064514

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

26N No opposition filed

Effective date: 20210304

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20201213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20201231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201213

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201213

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201231

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201213

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200603

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201231

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230428

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20231122

Year of fee payment: 14

Ref country code: DE

Payment date: 20231121

Year of fee payment: 14