EP2296905B1 - Overcurrent detection for droplet ejectors - Google Patents

Overcurrent detection for droplet ejectors Download PDF

Info

Publication number
EP2296905B1
EP2296905B1 EP09751137.2A EP09751137A EP2296905B1 EP 2296905 B1 EP2296905 B1 EP 2296905B1 EP 09751137 A EP09751137 A EP 09751137A EP 2296905 B1 EP2296905 B1 EP 2296905B1
Authority
EP
European Patent Office
Prior art keywords
transistor
voltage
gate
flip
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP09751137.2A
Other languages
German (de)
French (fr)
Other versions
EP2296905A4 (en
EP2296905A1 (en
Inventor
Paul A. Hoisington
Deane A. Gardner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Corp
Original Assignee
Fujifilm Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujifilm Corp filed Critical Fujifilm Corp
Priority to EP13163910.6A priority Critical patent/EP2617576B1/en
Publication of EP2296905A1 publication Critical patent/EP2296905A1/en
Publication of EP2296905A4 publication Critical patent/EP2296905A4/en
Application granted granted Critical
Publication of EP2296905B1 publication Critical patent/EP2296905B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01Ink jet
    • B41J2/015Ink jet characterised by the jet generation process
    • B41J2/04Ink jet characterised by the jet generation process generating single droplets or particles on demand
    • B41J2/045Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
    • B41J2/04501Control methods or devices therefor, e.g. driver circuits, control circuits
    • B41J2/0451Control methods or devices therefor, e.g. driver circuits, control circuits for detecting failure, e.g. clogging, malfunctioning actuator
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01Ink jet
    • B41J2/015Ink jet characterised by the jet generation process
    • B41J2/04Ink jet characterised by the jet generation process generating single droplets or particles on demand
    • B41J2/045Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
    • B41J2/04501Control methods or devices therefor, e.g. driver circuits, control circuits
    • B41J2/04541Specific driving circuit
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01Ink jet
    • B41J2/015Ink jet characterised by the jet generation process
    • B41J2/04Ink jet characterised by the jet generation process generating single droplets or particles on demand
    • B41J2/045Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
    • B41J2/04501Control methods or devices therefor, e.g. driver circuits, control circuits
    • B41J2/04555Control methods or devices therefor, e.g. driver circuits, control circuits detecting current
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01Ink jet
    • B41J2/015Ink jet characterised by the jet generation process
    • B41J2/04Ink jet characterised by the jet generation process generating single droplets or particles on demand
    • B41J2/045Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
    • B41J2/04501Control methods or devices therefor, e.g. driver circuits, control circuits
    • B41J2/04581Control methods or devices therefor, e.g. driver circuits, control circuits controlling heads based on piezoelectric elements
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J29/00Details of, or accessories for, typewriters or selective printing mechanisms not otherwise provided for
    • B41J29/38Drives, motors, controls or automatic cut-off devices for the entire printing mechanism
    • B41J29/393Devices for controlling or analysing the entire machine ; Controlling or analysing mechanical parameters involving printing of test patterns

Definitions

  • the subject matter of this specification is related generally to fluid ejectors, e.g., inkjet printheads.
  • An inkjet printhead can have multiple piezoelectrically controlled ink ejectors, each including a pumping chamber connected to a nozzle.
  • the piezoelectric material can be electrically coupled to an application-specific integrated circuit (ASIC).
  • ASIC applies the piezoelectric material, which actuates the pumping chamber and ejects the ink from the associated nozzle.
  • the piezoelectrically controlled ink nozzles, along with the ASICs, can be packed into a relatively small area. Because of the small area and defects or deterioration of electrical paths in the ASICS and the connections between the ASICs and the piezoelectric materials, electrical shorts, and thus overcurrent conditions, can occur. When an overcurrent condition does occur, multiple ink nozzles can become damaged and rendered inoperative.
  • JP 62 122761 A describes a piezoelectric printing head drive circuitry, in which a short-circuit generated overcurrent at the piezoelectric element is detected via a voltage and a voltage comparator comparing same to a reference voltage. Ultimately, in this case, a main switch circuit shuts off a drive power supply for the printing head.
  • one aspect of the subject matter described in this specification can be embodied in an apparatus that includes a piezoelectric actuator; a transistor, whose drain is connected to the piezoelectric actuator; a diode that is connected to a source and the drain of the transistor; a detection circuit configured to detect whether a voltage at the drain of the transistor is above a predefined voltage; and a disabling circuit configured to turn off the transistor in response to detecting that the voltage at the drain of the transistor is above the predefined voltage.
  • a fluid ejection system that includes a fluid ejection module including one or more droplet ejector units for ejection of ink upon activation of one or more piezoelectric actuators, where a respective droplet ejector unit including a respective piezoelectric actuator; and a droplet ejector driver electrically coupled to the respective piezoelectric actuator.
  • the droplet ejector driver includes a transistor, whose drain is connected to the respective piezoelectric actuator; and one or more circuits for detecting an overcurrent condition at the drain of the transistor and turning the transistor off in response to the detected overcurrent condition, where turning the transistor off disables the respective droplet ejector unit.
  • another aspect of the subject matter described in this specification can be embodied in a method that includes applying a voltage to a piezoelectric actuator of a droplet ejector unit, detecting an overcurrent condition through a transistor connected to the piezoelectric actuator, and disabling the piezoelectric actuator in response to the detected overcurrent condition.
  • Individual fluid ejection units can be disabled when an overcurrent condition occurs.
  • the disabling of a fluid ejection unit due to an overcurrent condition can be detected.
  • Disabling the single ejector can prevent the failure mode from cascading into the failure of an entire driver chip, requiring head replacement. For example, collateral damage to the remaining ASIC outputs that control other functioning individual fluid ejection units can be prevented.
  • MEMS-based microelectromechanical system-based
  • FIG. 1 illustrates a schematic plan for an example fluid ejection system, e.g., a printer unit 100.
  • the printer unit 100 includes one or more fluid ejectors, e.g., one or more printheads 112.
  • a printhead 112 can deposit fluid material (e.g., ink) onto a receiving surface 102 (e.g., a recording medium, such as paper, or a substrate undergoing for integrated circuit fabrication).
  • the printhead(s) 112 and/or the receiving surface 102 can be moved or translated relative to each other, so that fluid can be deposited over various locations on the receiving surface 102.
  • a receiving surface 102 that is flat and flexible can be translated by one or more rollers driven by a motor, and the printhead(s) 112 can be translated by a cable-and-pulley system driven by a motor.
  • Other mechanisms for moving or translating the recording medium 102 and/or the printhead(s) 112 are possible.
  • the description below refers to paper as the receiving surface 102 and ink as the material to be deposited by the printer unit 100 onto the receiving surface 102.
  • the printer unit 100 can include a power supply 132 and printer control system 134.
  • the power supply 132 supplies electrical power (which can be sourced from a battery, or some other direct current or alternating current source) to components, circuits, etc. of the printer unit 100.
  • Printer control system 134 include various hardware and software components (e.g., one or more circuits, instructions stored in a computer-readable medium, instructions hardwired into one or more circuits, etc.) for receiving data representing a layout of fluid to be deposited onto a receiving surface 102 (e.g., data representing an image to be printed on paper), processing the data, controlling the printhead(s) 112 to achieve deposition of fluid onto the receiving surface 102 in accordance with the received data, and other functionality.
  • printer control system 134 can receive data representing an image to be printed onto a sheet of paper.
  • Printer control system 134 processes the data and controls the printhead(s) 112 in accordance with the data, in order to achieve the printing of the image onto a sheet of paper.
  • Electronics 134 can control the printhead(s) 112 by turning on or off droplet ejector units in the printhead(s) 112 as needed and controlling the filling of droplet ejector units with ink and the firing of ink droplets from the droplet ejector units.
  • Each fluid ejector (e.g., printhead 112) includes a fluid ejector module, e.g., printhead module 118.
  • a printhead module 118 can be a rectangular plate-shaped printhead module, which can be a die fabricated using semiconductor processing techniques.
  • Each fluid ejector can also include a housing to support the printhead module, along with other components such as a flex circuit to receive data from an external processor and provide drive signals to the printhead module.
  • An ink supply 116 holds a supply of ink and feeds the printhead module(s) 118 with ink.
  • FIG. 2 is a schematic diagram of a cross-sectional view of an example fluid ejector module (e.g., printhead module 118).
  • Printhead module 118 includes a module substrate 210 in which a plurality of fluid flow paths are formed (only one flow path is shown in the cross-sectional view of FIG. 2 ) and one or more piezoelectric actuator structures 220 (e.g., an actuator including lead zirconium titrate (“PZT”) or another piezoelectric material, and electrodes).
  • the module substrate 210 can be a monolithic semiconductor body, such as a silicon substrate.
  • passages through the silicon substrate define a flow path for the fluid to be ejected, e.g., ink.
  • Each flow path can include an ink inlet 212, a pumping chamber 214, and a nozzle 218.
  • a piezoelectric actuator structure 220 is positioned over the pumping chamber 214. Ink flows through the ink inlet 212 (e.g., from ink supply 116) to the pumping chamber 214, where, when a voltage pulse is applied across a piezoelectric material in the piezoelectric actuator structure 220, the ink is pressurized such that it is directed to a descender 216 and out of the nozzle 218.
  • These etched features can be configured in a variety of ways.
  • the piezoelectric actuator structure 220 includes an actuator membrane 222, a ground electrode layer 224, a piezoelectric layer 226, and a drive electrode layer 228.
  • the piezoelectric layer 226 is a thin film of piezoelectric material.
  • the piezoelectric layer 226 can be composed of a piezoelectric material that has desirable properties such as high density, low voids, and high piezoelectric coefficients.
  • the actuator membrane can be formed from silicon.
  • the thin film of piezoelectric material is deposited by sputtering.
  • Types of sputter deposition can include magnetron sputter deposition (e.g., RF sputtering), ion beam sputtering, reactive sputtering, ion assisted deposition, high target utilization sputtering, and high power impulse magnetron sputtering.
  • Sputtered piezoelectric material e.g., piezoelectric thin film
  • Some types of chambers that are used for sputtering piezoelectric material apply a DC field during sputtering. The DC field causes the piezoelectric material to be polarized such that the exposed side of the piezoelectric material is negatively poled.
  • the piezoelectric layer 226 with the ground electrode layer 224 on one side is fixed to the actuator membrane 222.
  • the actuator membrane 222 isolates the ground electrode layer 224 and the piezoelectric layer 226 from ink in the pumping chamber 214.
  • the actuator membrane 222 can be silicon and has a compliance selected so that actuation of the piezoelectric layer 226 causes flexing of the actuator membrane 222 that is sufficient to pressurize fluid in the pumping chamber 214.
  • the piezoelectric layer 226 changes geometry, or bends, in response to an applied voltage (e.g., a voltage applied at the drive electrode layer 228).
  • the bending of the piezoelectric layer 226 pressurizes fluid in the pumping chamber 214 to controllably force ink through the descender 116 and eject drops of ink out of the nozzle 218.
  • a printhead module 118 has a front surface that defines an array of nozzles 218 of the droplet ejector units. In some implementations, the nozzles 218 are arranged into one or more rows. The printhead module 118 also has a back surface on which a series of drive contacts can be included. In some implementations, there is a drive contact for each droplet ejector unit. The drive contact for a droplet ejector unit is in electrical communication with the piezoelectric actuator structure 220 for the droplet ejector unit. In some implementations, the drive contact for a droplet ejector unit is in electrical communication with the drive electrode layer 228 of the droplet ejector unit.
  • FIG. 3A is a schematic diagram of an exemplary circuit 300 for driving a droplet ejector unit of a printhead module (e.g., the printhead module 118).
  • the circuit is external to the printhead module.
  • the circuit is integrated into the printhead module, e.g., formed on the substrate 210 or on an ASIC that is attached to the substrate.
  • the circuit 300 includes an N-type double-diffused metal oxide semiconductor (NDMOS) transistor 302 coupled to a diode 304 (e.g., a semiconductor diode).
  • the anode of the diode 304 is coupled to the source of the NDMOS transistor 302, and the cathode of the diode 304 is coupled to the drain of the NDMOS transistor 302.
  • NDMOS N-type double-diffused metal oxide semiconductor
  • one or more instances of circuit 300 can be fabricated on an integrated circuit element, e.g., one per droplet ejector unit to be controlled by the integrated circuit element.
  • the integrated circuit element can be attached to a printhead module die.
  • the size of the circuit 300 can be reduced, and the circuit 300 can be integrated directly onto the die.
  • the transistor can be used as a switch.
  • the NDMOS transistor 302 is used as a switch to controllably actuate a piezoelectric actuator structure to drive a printhead module.
  • the NDMOS transistor 302 is "on" when the gate of the transistor 302 is driven with a voltage that is higher than its gate threshold voltage, and the transistor 302 is "off” when the gate is driven with a voltage that is lower than the gate threshold voltage.
  • the current through the gate of the NDMOS transistor 302 can also be used to control the current through the drain of the NDMOS transistor 302 to control the bias of the diode 304 (e.g., selectively forward bias or reverse bias the diode).
  • FIG. 3B is a schematic diagram that includes an example droplet ejector driver 310.
  • the droplet ejector driver 310 includes the circuit 300 and a piezoelectric actuator structure 316 (e.g., a PZT).
  • the drain of the NDMOS transistor 302 is coupled to the piezoelectric actuator structure 316 (e.g., at the drive electrode layer 228 of the piezoelectric actuator structure 220, e.g. through a corresponding drive contact).
  • the drain of the NDMOS transistor 302 can be coupled to the electrode on a surface of the piezoelectric actuator structure 316 that had a negative voltage applied to it during poling; this prevents reverse biasing of the piezoelectric actuator structure 316.
  • the drain of the NDMOS transistor 302 is coupled to the top surface (i.e., the exposed surface) of the sputtered piezoelectric material; this is equivalent to connecting the drain of the NDMOS transistor 302 to the surface of the piezoelectric actuator structure 316 that had a negative voltage during poling.
  • the other electrode of the piezoelectric actuator structure 316 e.g., the ground electrode 224) is further coupled to a waveform generator 314 configured to generate an ejector waveform or signal.
  • the ejector waveform generator 314 is a part of the printer control system 134.
  • the gate of the NDMOS transistor 302 is coupled to a waveform generator 312 configured to generate a control waveform or signal (e.g., a driver circuit).
  • a control waveform or signal e.g., a driver circuit
  • the control waveform generator 312 is a part of the printer control system 134.
  • the control waveform generator 312 can include one or more circuits and electrical components.
  • the source of the NDMOS transistor 302 is coupled to ground.
  • FIG. 3C is a schematic diagram that includes another example droplet ejector driver 320.
  • the droplet ejector driver 320 includes the circuit 300 and a piezoelectric actuator structure 316.
  • the drain of the NDMOS transistor 302 is coupled to one electrode of the piezoelectric actuator structure 316 (e.g., at the drive electrode layer 228 of the piezoelectric actuator structure 220).
  • the other electrode of the piezoelectric actuator structure 316 is further coupled to ground (e.g., at the ground electrode layer 224 of the piezoelectric actuator structure 220).
  • the gate of the NDMOS transistor 302 is coupled to a waveform generator 312 configured to generate a control waveform or signal (e.g., a driver circuit).
  • control waveform generator 312 can include one or more circuits and electrical components. In some implementations, the control waveform generator 312 is a part of the printer control system 134.
  • the source of the NDMOS transistor 302 is coupled to the waveform generator 314 configured to generate an ejector waveform or signal. In some implementations, the ejector waveform generator 314 is a part of the printer control system 134.
  • droplet ejection from different nozzles can be individually controlled by applying different control waveforms to the individual circuits 300 for each fluid ejector unit.
  • the same ejection waveform can be applied to each fluid ejector unit.
  • the ejection waveform can be an inverse trapezoidal waveform, for example. The waveforms are applied such that the piezoelectric actuator structure 316 is operated in a way that a voltage across the piezoelectric actuator structure 316 produces a current into the NDMOS transistor 302, rather than diode 304, in the event of an electrical short.
  • the control waveform generator 312 for a droplet ejector unit can include overcurrent detection capability. That is, the control waveform generation 312 can be configured to detect overcurrents in the droplet ejector unit caused by electrical shorts across the piezoelectric actuator structure 316 and to disable the droplet ejector unit in response to the detected overcurrent.
  • FIG. 4 illustrates a block diagram for an example droplet ejector driver 310 with overcurrent detection.
  • the droplet ejector driver 310 includes a control waveform generator (e.g. driver circuit) 312 that is configured to detect overcurrent conditions.
  • a control waveform generator e.g. driver circuit
  • FIG. 4 illustrates a driver circuit 312 with overcurrent detection within droplet ejector driver 310
  • similar driver circuits with overcurrent detection can be used in droplet ejector driver 320 or in other droplet ejector driver configurations.
  • the driver circuit 312 is connected to circuit 300 at the gate and the drain of the transistor 302.
  • the driver circuit 312 includes an output to the gate of the transistor 302 and an input from the drain of the transistor 302, details of which are described below.
  • the waveform generator 312 can include a D-flip-flop (or D-latch) 406.
  • the D-input of the D-flip-flop 406 receives an ejector state signal 402 (e.g., from printer control system 134) and optionally a clock signal 404.
  • the ejector state signal 402 signals a desired state of the droplet ejector unit, e.g., whether the droplet ejector unit is to eject a droplet of ink ("on") or not eject ink ("off”).
  • the ejector state signal 402 can be high for the "on" state and low for the "off" state.
  • the nozzle state signal can indicate whether a pixel is to be printed, and can be derived from image data by the printer control system 134.
  • the D-flip-flop 406 retains the received ejector state signal 402.
  • the Q-output of the D-flip-flop 406 can be OR'ed with an All-on signal 408 using an OR-gate 410.
  • the All-on signal 408 can be sent by the printer control system 134.
  • the All-on signal 408 is a signal that can be sent to the droplet ejector drivers of multiple droplet ejector units.
  • a high All-on signal 408 can be asserted to activate multiple droplet ejector units all at once.
  • the waveform generator 312 can also include an SR-flip-flop (or SR-latch) 422.
  • the SR-flip-flop 422 can receive a Reset signal 420 for the S-input of the SR-flip-flop 422.
  • the reset signal can be sent by the printer control system 134, for example, or by another source external to the drive circuit 312.
  • a high Reset signal 420 can be used to initialize the state of a droplet ejector unit, as described in further detail below.
  • the SR-flip-flop 422 can also optionally receive a clock signal.
  • the same Reset signal 420 is sent to multiple (e.g., all) droplet ejector units.
  • each droplet ejector unit receives a respective Reset signal 420.
  • the Q-output of the SR-flip-flop 422 can be combined with the output of OR-gate 410 using an AND-gate 424.
  • the output of the AND-gate 424 is connected to the gate of the transistor 302; the output of the AND-gate 424 outputs the control waveform that turns the transistor 302 on or off by applying a high or low signal (i.e., a high or low voltage) to the gate of the transistor 302. Due to the AND operation applied by the AND-gate 424, if the Q-output outputs a low signal, the AND-gate 424 outputs a low signal to the gate of the transistor 302 and the transistor 302 is turned off.
  • the output of AND-gate 424 is also connected to an input of another AND-gate 421.
  • AND-gate 421 can combine the output of the AND-gate 424 and the output of a comparator 418.
  • the comparator receives a substantially constant voltage 416 at one input and the drain voltage of the transistor 302 at the other input.
  • the constant voltage 416 is approximately 2 V. More generally, the constant voltage 416 can be a maximum voltage amount that can be applied to the droplet ejector driver 310 without damaging the droplet ejector driver 310 while the drop ejector driver 310 is in an "on" condition (i.e., transistor 302 is in an "on” condition).
  • the comparator 418 If the constant voltage 416 is higher than the drain voltage, the comparator 418 outputs a low signal. If the constant voltage 416 is equal to or lower than the drain voltage, the comparator 418 outputs a high signal.
  • the output of the AND-gate 421 is transmitted into the R-input of the SR-flip-flop 422. A high or low signal is outputted at the Q-output of the SR-flip-flop in accordance with the Reset signal 420 and the output of the AND-gate 421.
  • a filtering block can be added between AND-gate 421 and SR-flip-flop 422 to prevent triggering the flip-flop during brief transients, for example, as NDMOS transistor 302 turns on from a previous off state.
  • the Q-output of the SR-flip-flop 422 outputs a signal that can turn off the transistor 302, as described above, and as a result disable the droplet ejector unit.
  • the Q-output of the SR-flip-flop 422 indicates whether an overcurrent condition has occurred. If the Q-output of the SR-flip-flop 422 is high, then there is no overcurrent condition for the respective droplet ejector unit. If the Q-output of the SR-flip-flop 422 is low, then there is an overcurrent condition for the respective droplet ejector unit.
  • the Q-outputs of the respective SR-flip-flops 422 of multiple waveform generators 312 of multiple droplet ejector units can be combined by an AND-gate 426.
  • the output of the AND-gate 426 is a Not Fault signal 428.
  • a high Not Fault signal 428 indicates that there is no overcurrent condition amongst the droplet ejector units from which the Q-outputs were combined.
  • a low Not Fault signal 428 indicates that at least one of the droplet ejector units from which the Q-outputs were combined has an overcurrent condition.
  • the complement of the Q-outputs of the SR-flip-flops 422 of multiple waveform generators 312 of multiple droplet ejector units can be combined using an OR-gate into a Fault signal.
  • a high Fault signal indicates that at least one of the droplet ejector units has an overcurrent condition.
  • one or more particular droplet ejector units that suffer an electrical short can be identified by turning off all of the droplet ejector units and then activating them one at a time.
  • a low Not Fault signal indicates that the particular activated droplet ejector unit suffers from an overcurrent condition and should not be used.
  • ejectors that were previously determined to be shorted, if any are skipped (i.e., not turned on since their shorted status is known).
  • Identifying the drop ejector that has been disabled allows the printer controller to compensate for the disabled drop ejector by ejecting more fluid from neighboring drop ejectors, for example.
  • other algorithms e.g., binary search
  • identifying shorted ejector units can be used.
  • the droplet ejector driver 310 can be initialized by asserting a high All-on signal 408 and a high Reset signal 420 together for a brief time (e.g., a few microseconds). The initialization forces the transistor 302 on and sets the Q-output of the SR-flip-flop 422 to high. After the initialization, a low All-on signal 408 and a low Reset signal 420 can be asserted, and droplet ejector driver 310 can operate as described above and below. Such an initialization sequence can reduce the stress on the transistors that are connected to shorted ejectors.
  • a high All-on signal 408 and a high Reset signal 420 are asserted while the signal to the piezoelectric actuator structure 316 (i.e., the signal from the drain of the transistor 302) is at ground.
  • the voltage of the signal to the piezoelectric actuator structure 316 can then be increased in stages (e.g., a less than full voltage for a first stage, and full voltage for a second stage) to test the droplet ejector driver 310 for overcurrent conditions.
  • the transistor 302 can be turned on or off in accordance with a logic table.
  • the output of OR-gate 410 (the OR of the Q-output of D-flip-flop 406 and All-on signal 408), the Reset signal 420, and the drain voltage of the transistor 302 can be used as inputs for a logic table to determine a high or low signal to be applied to the gate of the transistor 302.
  • FIG. 5 illustrates an example logic table with the combinations of input signals and the output gate signal for each input combination.
  • FIG. 6 is a flow diagram illustrating an example process 600 for disabling a droplet ejector unit. For convenience, the process will be described with reference to an apparatus or system (e.g., droplet ejector driver 310) that performs the process.
  • an apparatus or system e.g., droplet ejector driver 310 that performs the process.
  • a control waveform is applied to the piezoelectric actuator (e.g., piezoelectric actuator structure 316) of a droplet ejector unit (602).
  • the droplet ejector driver 310 of a droplet ejector unit can be activated (i.e., ink ejection from the droplet ejector unit can be activated) by asserting a high ejector state signal 402.
  • the high ejector state signal 402 is retained and output by the D-flip-flop 406.
  • OR-gate 410 outputs a high signal as a result of the high output signal from the D-flip-flop 406.
  • the SR-flip-flop 422 outputs a high signal following initialization using a high Reset signal 420 and then a low Reset signal 420; the high Reset signal 420 forces the Q-output of the SR-flip-flop 422 to high, then the low Reset signal 420 forces the SR-flip-flop 422 to keep state until an overcurrent condition occurs.
  • the gate of the transistor 302 receives a high signal waveform from the AND-gate 424, which turns the transistor 302 on. Turning on the transistor 302 activates the piezoelectric actuator structure 316.
  • An overcurrent condition is detected through the transistor 302 connected to the piezoelectric actuator structure 316 (604). For example, if there is an electrical short across the piezoelectric actuator structure 316, an overcurrent condition occurs through the transistor 302 and the voltage at the drain of the transistor 302 increases as a result.
  • the increased voltage at the drain of the transistor 302 is received at an input of comparator 418 for comparison with a predetermined, predefined, or otherwise substantially constant voltage 416. If the drain voltage is equal to or higher than voltage 416, the comparator 418 outputs a high signal. In other words, the comparator 418 can detect drain voltages higher than a predetermined voltage (e.g., a maximum safe voltage), an indicator of an overcurrent condition.
  • a predetermined voltage e.g., a maximum safe voltage
  • the piezoelectric actuator structure 316 is disabled in response to the detected overcurrent condition (606).
  • the comparator 418 outputs a high signal in response to a voltage of the drain of the transistor 302 that is above a predetermined voltage 416.
  • AND-gate 421 combines the high gate signal (output of AND-gate 424 while the droplet ejector unit is on) and the output of the comparator 418 to produce a high signal into the R-input of the SR-flip-flop 422.
  • the SR-flip-flop 422 receives the high signal at the R-input and a low Reset signal 420 at the S-input, and generates a low Q-output signal as a result.
  • the low signal is fed back into AND-gate 424, which produces a low signal for the gate of the transistor 302 as a result.
  • the low signal for the gate turns off the transistor 302 and turns off the droplet ejector unit as a result.
  • the printer unit 100 based on a low Not Fault signal 428 caused by the detected overcurrent condition, can take corrective measures (e.g., make further use of other droplet ejector units to compensate for the loss of the disabled droplet ejector unit, run diagnostics to identify the particular droplet ejector unit that is disabled, etc.).
  • corrective measures e.g., make further use of other droplet ejector units to compensate for the loss of the disabled droplet ejector unit, run diagnostics to identify the particular droplet ejector unit that is disabled, etc.

Description

    BACKGROUND
  • The subject matter of this specification is related generally to fluid ejectors, e.g., inkjet printheads.
  • An inkjet printhead can have multiple piezoelectrically controlled ink ejectors, each including a pumping chamber connected to a nozzle. The piezoelectric material can be electrically coupled to an application-specific integrated circuit (ASIC). The ASIC drives the piezoelectric material, which actuates the pumping chamber and ejects the ink from the associated nozzle.
  • The piezoelectrically controlled ink nozzles, along with the ASICs, can be packed into a relatively small area. Because of the small area and defects or deterioration of electrical paths in the ASICS and the connections between the ASICs and the piezoelectric materials, electrical shorts, and thus overcurrent conditions, can occur. When an overcurrent condition does occur, multiple ink nozzles can become damaged and rendered inoperative.
  • JP 62 122761 A describes a piezoelectric printing head drive circuitry, in which a short-circuit generated overcurrent at the piezoelectric element is detected via a voltage and a voltage comparator comparing same to a reference voltage. Ultimately, in this case, a main switch circuit shuts off a drive power supply for the printing head.
  • SUMMARY
  • In general, one aspect of the subject matter described in this specification can be embodied in an apparatus that includes a piezoelectric actuator; a transistor, whose drain is connected to the piezoelectric actuator; a diode that is connected to a source and the drain of the transistor; a detection circuit configured to detect whether a voltage at the drain of the transistor is above a predefined voltage; and a disabling circuit configured to turn off the transistor in response to detecting that the voltage at the drain of the transistor is above the predefined voltage.
  • In general, another aspect of the subject matter described in this specification can be embodied in a fluid ejection system that includes a fluid ejection module including one or more droplet ejector units for ejection of ink upon activation of one or more piezoelectric actuators, where a respective droplet ejector unit including a respective piezoelectric actuator; and a droplet ejector driver electrically coupled to the respective piezoelectric actuator. The droplet ejector driver includes a transistor, whose drain is connected to the respective piezoelectric actuator; and one or more circuits for detecting an overcurrent condition at the drain of the transistor and turning the transistor off in response to the detected overcurrent condition, where turning the transistor off disables the respective droplet ejector unit.
  • In general, another aspect of the subject matter described in this specification can be embodied in a method that includes applying a voltage to a piezoelectric actuator of a droplet ejector unit, detecting an overcurrent condition through a transistor connected to the piezoelectric actuator, and disabling the piezoelectric actuator in response to the detected overcurrent condition.
  • Particular embodiments of the subject matter described in this specification can be implemented to realize one or more of the following advantages. Individual fluid ejection units can be disabled when an overcurrent condition occurs. The disabling of a fluid ejection unit due to an overcurrent condition can be detected. Disabling the single ejector can prevent the failure mode from cascading into the failure of an entire driver chip, requiring head replacement. For example, collateral damage to the remaining ASIC outputs that control other functioning individual fluid ejection units can be prevented.
  • The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • FIG. 1 illustrates a schematic plan for an example printer unit.
    • FIG. 2 is a schematic diagram of a cross-sectional view of an example printhead module.
    • FIG. 3A is a schematic diagram of an example circuit for driving a droplet ejector unit of a printhead module.
    • FIG. 3B is a schematic diagram that includes an example droplet ejector driver.
    • FIG. 3C is a schematic diagram that includes another example droplet ejector driver.
    • FIG. 4 illustrates a block diagram for an example printhead module driver with overcurrent detection.
    • FIG. 5 illustrates an example logic table for signals for controlling a droplet ejector unit.
    • FIG. 6 is a flow diagram illustrating an example process for disabling a droplet ejector unit in response to an overcurrent condition.
  • Like reference numbers and designations in the various drawings indicate like elements.
  • DETAILED DESCRIPTION
  • Although a printer system using ink is described below, the concepts can be generally applicable to other microelectromechanical system-based (MEMS-based) devices that include driven piezoelectric layers, and in particular to fluid ejection systems that eject fluids.
  • FIG. 1 illustrates a schematic plan for an example fluid ejection system, e.g., a printer unit 100. The printer unit 100 includes one or more fluid ejectors, e.g., one or more printheads 112. A printhead 112 can deposit fluid material (e.g., ink) onto a receiving surface 102 (e.g., a recording medium, such as paper, or a substrate undergoing for integrated circuit fabrication). In some implementations, the printhead(s) 112 and/or the receiving surface 102 can be moved or translated relative to each other, so that fluid can be deposited over various locations on the receiving surface 102. For example, a receiving surface 102 that is flat and flexible (e.g., paper) can be translated by one or more rollers driven by a motor, and the printhead(s) 112 can be translated by a cable-and-pulley system driven by a motor. Other mechanisms for moving or translating the recording medium 102 and/or the printhead(s) 112 are possible.
  • For convenience, the description below refers to paper as the receiving surface 102 and ink as the material to be deposited by the printer unit 100 onto the receiving surface 102.
  • The printer unit 100 can include a power supply 132 and printer control system 134. The power supply 132 supplies electrical power (which can be sourced from a battery, or some other direct current or alternating current source) to components, circuits, etc. of the printer unit 100. Printer control system 134 include various hardware and software components (e.g., one or more circuits, instructions stored in a computer-readable medium, instructions hardwired into one or more circuits, etc.) for receiving data representing a layout of fluid to be deposited onto a receiving surface 102 (e.g., data representing an image to be printed on paper), processing the data, controlling the printhead(s) 112 to achieve deposition of fluid onto the receiving surface 102 in accordance with the received data, and other functionality. For example, printer control system 134 can receive data representing an image to be printed onto a sheet of paper. Printer control system 134 processes the data and controls the printhead(s) 112 in accordance with the data, in order to achieve the printing of the image onto a sheet of paper. Electronics 134 can control the printhead(s) 112 by turning on or off droplet ejector units in the printhead(s) 112 as needed and controlling the filling of droplet ejector units with ink and the firing of ink droplets from the droplet ejector units.
  • Each fluid ejector (e.g., printhead 112) includes a fluid ejector module, e.g., printhead module 118. A printhead module 118 can be a rectangular plate-shaped printhead module, which can be a die fabricated using semiconductor processing techniques. Each fluid ejector can also include a housing to support the printhead module, along with other components such as a flex circuit to receive data from an external processor and provide drive signals to the printhead module. An ink supply 116 holds a supply of ink and feeds the printhead module(s) 118 with ink.
  • FIG. 2 is a schematic diagram of a cross-sectional view of an example fluid ejector module (e.g., printhead module 118). Printhead module 118 includes a module substrate 210 in which a plurality of fluid flow paths are formed (only one flow path is shown in the cross-sectional view of FIG. 2) and one or more piezoelectric actuator structures 220 (e.g., an actuator including lead zirconium titrate ("PZT") or another piezoelectric material, and electrodes). The module substrate 210 can be a monolithic semiconductor body, such as a silicon substrate. In the printhead module 118, passages through the silicon substrate define a flow path for the fluid to be ejected, e.g., ink. Each flow path (or "droplet ejector unit") can include an ink inlet 212, a pumping chamber 214, and a nozzle 218. A piezoelectric actuator structure 220 is positioned over the pumping chamber 214. Ink flows through the ink inlet 212 (e.g., from ink supply 116) to the pumping chamber 214, where, when a voltage pulse is applied across a piezoelectric material in the piezoelectric actuator structure 220, the ink is pressurized such that it is directed to a descender 216 and out of the nozzle 218. These etched features can be configured in a variety of ways.
  • The piezoelectric actuator structure 220 includes an actuator membrane 222, a ground electrode layer 224, a piezoelectric layer 226, and a drive electrode layer 228. The piezoelectric layer 226 is a thin film of piezoelectric material. The piezoelectric layer 226 can be composed of a piezoelectric material that has desirable properties such as high density, low voids, and high piezoelectric coefficients. The actuator membrane can be formed from silicon.
  • In some implementations, the thin film of piezoelectric material is deposited by sputtering. Types of sputter deposition can include magnetron sputter deposition (e.g., RF sputtering), ion beam sputtering, reactive sputtering, ion assisted deposition, high target utilization sputtering, and high power impulse magnetron sputtering. Sputtered piezoelectric material (e.g., piezoelectric thin film) can have a large as deposited polarization. Some types of chambers that are used for sputtering piezoelectric material apply a DC field during sputtering. The DC field causes the piezoelectric material to be polarized such that the exposed side of the piezoelectric material is negatively poled.
  • The piezoelectric layer 226 with the ground electrode layer 224 on one side is fixed to the actuator membrane 222. The actuator membrane 222 isolates the ground electrode layer 224 and the piezoelectric layer 226 from ink in the pumping chamber 214. The actuator membrane 222 can be silicon and has a compliance selected so that actuation of the piezoelectric layer 226 causes flexing of the actuator membrane 222 that is sufficient to pressurize fluid in the pumping chamber 214.
  • The piezoelectric layer 226 changes geometry, or bends, in response to an applied voltage (e.g., a voltage applied at the drive electrode layer 228). The bending of the piezoelectric layer 226 pressurizes fluid in the pumping chamber 214 to controllably force ink through the descender 116 and eject drops of ink out of the nozzle 218.
  • A printhead module 118 has a front surface that defines an array of nozzles 218 of the droplet ejector units. In some implementations, the nozzles 218 are arranged into one or more rows. The printhead module 118 also has a back surface on which a series of drive contacts can be included. In some implementations, there is a drive contact for each droplet ejector unit. The drive contact for a droplet ejector unit is in electrical communication with the piezoelectric actuator structure 220 for the droplet ejector unit. In some implementations, the drive contact for a droplet ejector unit is in electrical communication with the drive electrode layer 228 of the droplet ejector unit.
  • FIG. 3A is a schematic diagram of an exemplary circuit 300 for driving a droplet ejector unit of a printhead module (e.g., the printhead module 118). In some implementations, the circuit is external to the printhead module. In some implementations, the circuit is integrated into the printhead module, e.g., formed on the substrate 210 or on an ASIC that is attached to the substrate. The circuit 300 includes an N-type double-diffused metal oxide semiconductor (NDMOS) transistor 302 coupled to a diode 304 (e.g., a semiconductor diode). The anode of the diode 304 is coupled to the source of the NDMOS transistor 302, and the cathode of the diode 304 is coupled to the drain of the NDMOS transistor 302.
  • In some implementations, one or more instances of circuit 300 can be fabricated on an integrated circuit element, e.g., one per droplet ejector unit to be controlled by the integrated circuit element. For example, the integrated circuit element can be attached to a printhead module die. In some alternative implementations, because of the use of NDMOS transistors, the size of the circuit 300 can be reduced, and the circuit 300 can be integrated directly onto the die.
  • Because the current between the drain and source of a transistor is limited by the current through the gate of the transistor, the transistor can be used as a switch. In particular, the NDMOS transistor 302 is used as a switch to controllably actuate a piezoelectric actuator structure to drive a printhead module. For example, the NDMOS transistor 302 is "on" when the gate of the transistor 302 is driven with a voltage that is higher than its gate threshold voltage, and the transistor 302 is "off" when the gate is driven with a voltage that is lower than the gate threshold voltage. In addition, the current through the gate of the NDMOS transistor 302 can also be used to control the current through the drain of the NDMOS transistor 302 to control the bias of the diode 304 (e.g., selectively forward bias or reverse bias the diode).
  • FIG. 3B is a schematic diagram that includes an example droplet ejector driver 310. The droplet ejector driver 310 includes the circuit 300 and a piezoelectric actuator structure 316 (e.g., a PZT). In some implementations, the drain of the NDMOS transistor 302 is coupled to the piezoelectric actuator structure 316 (e.g., at the drive electrode layer 228 of the piezoelectric actuator structure 220, e.g. through a corresponding drive contact). The drain of the NDMOS transistor 302 can be coupled to the electrode on a surface of the piezoelectric actuator structure 316 that had a negative voltage applied to it during poling; this prevents reverse biasing of the piezoelectric actuator structure 316. In some implementations, if the piezoelectric material of the piezoelectric actuator structure 316 is sputtered, the drain of the NDMOS transistor 302 is coupled to the top surface (i.e., the exposed surface) of the sputtered piezoelectric material; this is equivalent to connecting the drain of the NDMOS transistor 302 to the surface of the piezoelectric actuator structure 316 that had a negative voltage during poling. The other electrode of the piezoelectric actuator structure 316 (e.g., the ground electrode 224) is further coupled to a waveform generator 314 configured to generate an ejector waveform or signal. In some implementations, the ejector waveform generator 314 is a part of the printer control system 134. The gate of the NDMOS transistor 302 is coupled to a waveform generator 312 configured to generate a control waveform or signal (e.g., a driver circuit). In some implementations, the control waveform generator 312 is a part of the printer control system 134. In some implementations, the control waveform generator 312 can include one or more circuits and electrical components. The source of the NDMOS transistor 302 is coupled to ground.
  • FIG. 3C is a schematic diagram that includes another example droplet ejector driver 320. The droplet ejector driver 320 includes the circuit 300 and a piezoelectric actuator structure 316. In some implementations, the drain of the NDMOS transistor 302 is coupled to one electrode of the piezoelectric actuator structure 316 (e.g., at the drive electrode layer 228 of the piezoelectric actuator structure 220). The other electrode of the piezoelectric actuator structure 316 is further coupled to ground (e.g., at the ground electrode layer 224 of the piezoelectric actuator structure 220). The gate of the NDMOS transistor 302 is coupled to a waveform generator 312 configured to generate a control waveform or signal (e.g., a driver circuit). In some implementations, the control waveform generator 312 can include one or more circuits and electrical components. In some implementations, the control waveform generator 312 is a part of the printer control system 134. The source of the NDMOS transistor 302 is coupled to the waveform generator 314 configured to generate an ejector waveform or signal. In some implementations, the ejector waveform generator 314 is a part of the printer control system 134.
  • Thus, in FIGS. 3B and 3C, droplet ejection from different nozzles can be individually controlled by applying different control waveforms to the individual circuits 300 for each fluid ejector unit. However, the same ejection waveform can be applied to each fluid ejector unit. The ejection waveform can be an inverse trapezoidal waveform, for example. The waveforms are applied such that the piezoelectric actuator structure 316 is operated in a way that a voltage across the piezoelectric actuator structure 316 produces a current into the NDMOS transistor 302, rather than diode 304, in the event of an electrical short.
  • The control waveform generator 312 for a droplet ejector unit can include overcurrent detection capability. That is, the control waveform generation 312 can be configured to detect overcurrents in the droplet ejector unit caused by electrical shorts across the piezoelectric actuator structure 316 and to disable the droplet ejector unit in response to the detected overcurrent.
  • FIG. 4 illustrates a block diagram for an example droplet ejector driver 310 with overcurrent detection. More particularly, the droplet ejector driver 310 includes a control waveform generator (e.g. driver circuit) 312 that is configured to detect overcurrent conditions. There is a driver circuit 312 for each droplet ejector unit; the driver circuit 312 detects overcurrent conditions across the piezoelectric actuator structure 316 for an individual droplet ejector unit and can disable the individual droplet ejector unit if an overcurrent condition is detected.
  • While FIG. 4 illustrates a driver circuit 312 with overcurrent detection within droplet ejector driver 310, similar driver circuits with overcurrent detection can be used in droplet ejector driver 320 or in other droplet ejector driver configurations.
  • The driver circuit 312 is connected to circuit 300 at the gate and the drain of the transistor 302. The driver circuit 312 includes an output to the gate of the transistor 302 and an input from the drain of the transistor 302, details of which are described below.
  • The waveform generator 312 can include a D-flip-flop (or D-latch) 406. The D-input of the D-flip-flop 406 receives an ejector state signal 402 (e.g., from printer control system 134) and optionally a clock signal 404. The ejector state signal 402 signals a desired state of the droplet ejector unit, e.g., whether the droplet ejector unit is to eject a droplet of ink ("on") or not eject ink ("off"). For example, the ejector state signal 402 can be high for the "on" state and low for the "off" state. In the context of a printing system, the nozzle state signal can indicate whether a pixel is to be printed, and can be derived from image data by the printer control system 134. The D-flip-flop 406 retains the received ejector state signal 402.
  • The Q-output of the D-flip-flop 406 can be OR'ed with an All-on signal 408 using an OR-gate 410. The All-on signal 408 can be sent by the printer control system 134. The All-on signal 408 is a signal that can be sent to the droplet ejector drivers of multiple droplet ejector units. A high All-on signal 408 can be asserted to activate multiple droplet ejector units all at once.
  • The waveform generator 312 can also include an SR-flip-flop (or SR-latch) 422. The SR-flip-flop 422 can receive a Reset signal 420 for the S-input of the SR-flip-flop 422. The reset signal can be sent by the printer control system 134, for example, or by another source external to the drive circuit 312. A high Reset signal 420 can be used to initialize the state of a droplet ejector unit, as described in further detail below. The SR-flip-flop 422 can also optionally receive a clock signal. In some implementations, the same Reset signal 420 is sent to multiple (e.g., all) droplet ejector units. In some other implementations, each droplet ejector unit receives a respective Reset signal 420.
  • The Q-output of the SR-flip-flop 422 can be combined with the output of OR-gate 410 using an AND-gate 424. The output of the AND-gate 424 is connected to the gate of the transistor 302; the output of the AND-gate 424 outputs the control waveform that turns the transistor 302 on or off by applying a high or low signal (i.e., a high or low voltage) to the gate of the transistor 302. Due to the AND operation applied by the AND-gate 424, if the Q-output outputs a low signal, the AND-gate 424 outputs a low signal to the gate of the transistor 302 and the transistor 302 is turned off.
  • The output of AND-gate 424 is also connected to an input of another AND-gate 421. AND-gate 421 can combine the output of the AND-gate 424 and the output of a comparator 418. The comparator receives a substantially constant voltage 416 at one input and the drain voltage of the transistor 302 at the other input. In some implementations, the constant voltage 416 is approximately 2 V. More generally, the constant voltage 416 can be a maximum voltage amount that can be applied to the droplet ejector driver 310 without damaging the droplet ejector driver 310 while the drop ejector driver 310 is in an "on" condition (i.e., transistor 302 is in an "on" condition). If the constant voltage 416 is higher than the drain voltage, the comparator 418 outputs a low signal. If the constant voltage 416 is equal to or lower than the drain voltage, the comparator 418 outputs a high signal. The output of the AND-gate 421 is transmitted into the R-input of the SR-flip-flop 422. A high or low signal is outputted at the Q-output of the SR-flip-flop in accordance with the Reset signal 420 and the output of the AND-gate 421. In some implementations, a filtering block can be added between AND-gate 421 and SR-flip-flop 422 to prevent triggering the flip-flop during brief transients, for example, as NDMOS transistor 302 turns on from a previous off state.
  • The Q-output of the SR-flip-flop 422 outputs a signal that can turn off the transistor 302, as described above, and as a result disable the droplet ejector unit. Thus, the Q-output of the SR-flip-flop 422 indicates whether an overcurrent condition has occurred. If the Q-output of the SR-flip-flop 422 is high, then there is no overcurrent condition for the respective droplet ejector unit. If the Q-output of the SR-flip-flop 422 is low, then there is an overcurrent condition for the respective droplet ejector unit.
  • The Q-outputs of the respective SR-flip-flops 422 of multiple waveform generators 312 of multiple droplet ejector units can be combined by an AND-gate 426. The output of the AND-gate 426 is a Not Fault signal 428. A high Not Fault signal 428 indicates that there is no overcurrent condition amongst the droplet ejector units from which the Q-outputs were combined. A low Not Fault signal 428 indicates that at least one of the droplet ejector units from which the Q-outputs were combined has an overcurrent condition. Alternatively, the complement of the Q-outputs of the SR-flip-flops 422 of multiple waveform generators 312 of multiple droplet ejector units can be combined using an OR-gate into a Fault signal. A high Fault signal indicates that at least one of the droplet ejector units has an overcurrent condition.
  • In some implementations, one or more particular droplet ejector units that suffer an electrical short (i.e., have an overcurrent condition) can be identified by turning off all of the droplet ejector units and then activating them one at a time. A low Not Fault signal (or a high Fault signal) indicates that the particular activated droplet ejector unit suffers from an overcurrent condition and should not be used. In another implementation, instead of turning each ejector on one at a time, ejectors that were previously determined to be shorted, if any, are skipped (i.e., not turned on since their shorted status is known). Identifying the drop ejector that has been disabled allows the printer controller to compensate for the disabled drop ejector by ejecting more fluid from neighboring drop ejectors, for example. In some other implementations, other algorithms (e.g., binary search) for identifying shorted ejector units can be used.
  • The droplet ejector driver 310 can be initialized by asserting a high All-on signal 408 and a high Reset signal 420 together for a brief time (e.g., a few microseconds). The initialization forces the transistor 302 on and sets the Q-output of the SR-flip-flop 422 to high. After the initialization, a low All-on signal 408 and a low Reset signal 420 can be asserted, and droplet ejector driver 310 can operate as described above and below. Such an initialization sequence can reduce the stress on the transistors that are connected to shorted ejectors.
  • In some implementations, a high All-on signal 408 and a high Reset signal 420 are asserted while the signal to the piezoelectric actuator structure 316 (i.e., the signal from the drain of the transistor 302) is at ground. The voltage of the signal to the piezoelectric actuator structure 316 can then be increased in stages (e.g., a less than full voltage for a first stage, and full voltage for a second stage) to test the droplet ejector driver 310 for overcurrent conditions.
  • In some other implementations, the transistor 302 can be turned on or off in accordance with a logic table. The output of OR-gate 410 (the OR of the Q-output of D-flip-flop 406 and All-on signal 408), the Reset signal 420, and the drain voltage of the transistor 302 can be used as inputs for a logic table to determine a high or low signal to be applied to the gate of the transistor 302. FIG. 5 illustrates an example logic table with the combinations of input signals and the output gate signal for each input combination.
  • FIG. 6 is a flow diagram illustrating an example process 600 for disabling a droplet ejector unit. For convenience, the process will be described with reference to an apparatus or system (e.g., droplet ejector driver 310) that performs the process.
  • A control waveform is applied to the piezoelectric actuator (e.g., piezoelectric actuator structure 316) of a droplet ejector unit (602). After the droplet ejector driver 310 of a droplet ejector unit is initiated, the droplet ejector unit can be activated (i.e., ink ejection from the droplet ejector unit can be activated) by asserting a high ejector state signal 402. The high ejector state signal 402 is retained and output by the D-flip-flop 406. OR-gate 410 outputs a high signal as a result of the high output signal from the D-flip-flop 406. The SR-flip-flop 422 outputs a high signal following initialization using a high Reset signal 420 and then a low Reset signal 420; the high Reset signal 420 forces the Q-output of the SR-flip-flop 422 to high, then the low Reset signal 420 forces the SR-flip-flop 422 to keep state until an overcurrent condition occurs. With both the outputs of the OR-gate 410 and of the SR-flip-flop 422 outputting high signals, the gate of the transistor 302 receives a high signal waveform from the AND-gate 424, which turns the transistor 302 on. Turning on the transistor 302 activates the piezoelectric actuator structure 316.
  • An overcurrent condition is detected through the transistor 302 connected to the piezoelectric actuator structure 316 (604). For example, if there is an electrical short across the piezoelectric actuator structure 316, an overcurrent condition occurs through the transistor 302 and the voltage at the drain of the transistor 302 increases as a result. The increased voltage at the drain of the transistor 302 is received at an input of comparator 418 for comparison with a predetermined, predefined, or otherwise substantially constant voltage 416. If the drain voltage is equal to or higher than voltage 416, the comparator 418 outputs a high signal. In other words, the comparator 418 can detect drain voltages higher than a predetermined voltage (e.g., a maximum safe voltage), an indicator of an overcurrent condition.
  • The piezoelectric actuator structure 316 is disabled in response to the detected overcurrent condition (606). The comparator 418 outputs a high signal in response to a voltage of the drain of the transistor 302 that is above a predetermined voltage 416. AND-gate 421 combines the high gate signal (output of AND-gate 424 while the droplet ejector unit is on) and the output of the comparator 418 to produce a high signal into the R-input of the SR-flip-flop 422. The SR-flip-flop 422 receives the high signal at the R-input and a low Reset signal 420 at the S-input, and generates a low Q-output signal as a result. The low signal is fed back into AND-gate 424, which produces a low signal for the gate of the transistor 302 as a result. The low signal for the gate turns off the transistor 302 and turns off the droplet ejector unit as a result.
  • The printer unit 100, based on a low Not Fault signal 428 caused by the detected overcurrent condition, can take corrective measures (e.g., make further use of other droplet ejector units to compensate for the loss of the disabled droplet ejector unit, run diagnostics to identify the particular droplet ejector unit that is disabled, etc.).
  • While this specification contains many specifics, these should not be construed as limitations on the scope of what being claims or of what may be claimed, but rather as descriptions of features specific to particular embodiments. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.
  • Particular embodiments of the subject matter described in this specification have been described. Other embodiments are within the scope of the following claims.

Claims (14)

  1. An apparatus comprising:
    a piezoelectric actuator (220, 316);
    a transistor (302), wherein the piezoelectric actuator (220, 316) is connected to a drain of the transistor (302);
    a diode (304), wherein the diode (304) is connected to a source and the drain of the transistor;
    a detection circuit (416, 418, 421) configured to detect whether a voltage at the drain of the transistor (302) is above a predefined voltage; characterized by
    a disabling circuit (410, 424, 422) comprising a circuit for applying a low voltage to a gate of the transistor (302) in response to the detected voltage at the drain of the transistor (302) being above the predefined voltage while the transistor (302) is in an on condition to turn off the transistor (302).
  2. The apparatus of claim 1, wherein the circuit for applying the low voltage to the gate of the transistor (302) comprises an SR flip-flop (422), wherein the SR flip-flop (422) outputs a low voltage to the gate of the transistor (302) when an S input of the SR flip-flop (422) is low and an R input of the SR flip-flop (422) is high.
  3. The apparatus of claim 2, wherein the R input of the SR flip-flop (422) is high if the detected voltage at the drain of the transistor (302) is above the predefined voltage while the transistor is in an on condition.
  4. The apparatus of claim 1, wherein the detecting circuit comprises a comparator (418) that compares the voltage at the drain of the transistor (302) to the predefined voltage.
  5. The apparatus of claim 1, comprising multiple piezoelectric actuators (220, 316), each piezoelectric actuator (220, 316) having a corresponding disabling circuit, wherein outputs from the disabling circuits are combined into a signal indicating whether at least one piezoelectric actuator is turned off by a respective disabling circuit.
  6. A method comprising:
    applying a voltage to a piezoelectric actuator (220, 316) of a droplet ejector unit;
    detecting an overcurrent condition through a transistor (302), a drain of which is connected to the piezoelectric actuator; and
    applying a low voltage to a gate of the transistor upon detection of the overcurrent condition, while the transistor is in an on condition, to turn off the transistor, in order to disable the piezoelectric actuator.
  7. The method of claim 6, wherein detecting an overcurrent condition through a transistor (302) connected to the piezoelectric actuator (220, 316) comprises detecting that a voltage at the drain of the transistor (302) is above a predefined voltage.
  8. The method of claim 6, further comprising:
    outputting an indication that the piezoelectric actuator (220, 316) is disabled.
  9. The method of claim 6, wherein detecting an overcurrent condition comprises detecting an overcurrent condition through the transistor (302) while the transistor (302) is driven with a voltage on its gate higher than its gate threshold voltage.
  10. The method of claim 6, further comprising:
    enabling a plurality of driver ejector units one at a time, wherein a signal indicating whether any of the plurality of driver ejector units is disabled takes on a value based on the enabling; and
    identifying one or more of the plurality of driver ejector units that suffer an overcurrent condition using the signal indicating whether any of the plurality of driver ejector units is disabled.
  11. Apparatus according to claim 1, wherein the piezoelectric actuator is disabled when a voltage at a gate of the transistor (302) is below a gate threshold voltage; further comprising:
    an SR flip-flop (422);
    wherein the SR flip-flop (422) outputs a signal that causes a voltage below the gate threshold voltage to be applied to the gate of the transistor (302) if a voltage at the drain of the transistor (302) is higher than a predetermined voltage while the voltage at the gate of the transistor (302) is higher than the gate threshold voltage.
  12. Apparatus according to claim 11, further comprising an AND gate (424) having an output of the SR flip-flop (422) and an output of an OR gate (410) as inputs, wherein the AND gate (424) applies voltage to the gate of the transistor (302), wherein the SR flip-flop (422) outputs a low signal to the AND gate (424) if the voltage at the drain of the transistor (302) is higher than the predetermined voltage while the voltage at the gate of the transistor (302) is higher than the gate threshold voltage.
  13. Apparatus according to claim 12, further comprising a D flip-flop (406) having an ejector state signal as an input, and
    wherein the OR gate (410) has an output of the D flip-flop (406) and an All-On signal as inputs.
  14. Apparatus according to claim 13, wherein the SR flip-flop (422) receives a Reset signal at an S input of the SR flip-flop (422); and
    wherein the droplet ejector driver is configured for initialization by concurrent assertion of a high All-On signal and a high Reset signal.
EP09751137.2A 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors Active EP2296905B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP13163910.6A EP2617576B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US5501608P 2008-05-21 2008-05-21
PCT/US2009/042972 WO2009142908A1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors

Related Child Applications (2)

Application Number Title Priority Date Filing Date
EP13163910.6A Division-Into EP2617576B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors
EP13163910.6A Division EP2617576B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors

Publications (3)

Publication Number Publication Date
EP2296905A1 EP2296905A1 (en) 2011-03-23
EP2296905A4 EP2296905A4 (en) 2012-03-14
EP2296905B1 true EP2296905B1 (en) 2015-01-28

Family

ID=41340464

Family Applications (2)

Application Number Title Priority Date Filing Date
EP09751137.2A Active EP2296905B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors
EP13163910.6A Active EP2617576B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP13163910.6A Active EP2617576B1 (en) 2008-05-21 2009-05-06 Overcurrent detection for droplet ejectors

Country Status (7)

Country Link
US (1) US8517500B2 (en)
EP (2) EP2296905B1 (en)
JP (1) JP5638518B2 (en)
KR (1) KR101271561B1 (en)
CN (1) CN102036830B (en)
BR (1) BRPI0912370A2 (en)
WO (1) WO2009142908A1 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101271561B1 (en) 2008-05-21 2013-06-11 후지필름 가부시키가이샤 Overcurrent detection for droplet ejectors
US8251483B2 (en) 2009-02-13 2012-08-28 Fujifilm Corporation Mitigation of shorted fluid ejector units
US8317302B2 (en) 2010-03-18 2012-11-27 Fujifilm Corporation Restriction of fluid ejector membrane
US8556364B2 (en) 2010-07-01 2013-10-15 Fujifilm Dimatix, Inc. Determining whether a flow path is ready for ejecting a drop
CN102371763B (en) * 2010-08-10 2015-04-29 北京美科艺数码科技发展有限公司 Anti-spray head reverse voltage serial circuit
JP5988940B2 (en) * 2013-09-17 2016-09-07 富士フイルム株式会社 Piezoelectric element drive circuit, state detection method, and image recording apparatus
WO2015183296A1 (en) * 2014-05-30 2015-12-03 Hewlett-Packard Development Company, L.P. Piezoelectric printhead assembly with multiplier to scale multiple nozzles
CN104085193B (en) * 2014-07-08 2016-07-06 北京美科艺数码科技发展有限公司 Shower nozzle protection circuit and nozzle control panel
WO2016175848A1 (en) 2015-04-30 2016-11-03 Hewlett-Packard Development Company, L.P. Drop ejection based flow sensor calibration
EP3585617A4 (en) * 2017-04-05 2020-11-18 Hewlett-Packard Development Company, L.P. On-die actuator failure detection
KR102271424B1 (en) * 2017-04-24 2021-06-30 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. Fluid discharge die with strain gauge sensor
JP2018202713A (en) * 2017-06-02 2018-12-27 セイコーエプソン株式会社 Large-format printer

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62122761A (en) * 1985-11-23 1987-06-04 Nec Corp Piezoelectric printing head drive circuit
JPH02285932A (en) * 1989-04-25 1990-11-26 Nec Corp Overcurrent protective circuit
JP3374862B2 (en) * 1992-06-12 2003-02-10 セイコーエプソン株式会社 Ink jet recording device
JPH0768907A (en) * 1993-09-01 1995-03-14 Fujitsu Ltd Ink jet head
US6217159B1 (en) 1995-04-21 2001-04-17 Seiko Epson Corporation Ink jet printing device
US5736997A (en) * 1996-04-29 1998-04-07 Lexmark International, Inc. Thermal ink jet printhead driver overcurrent protection scheme
US6305773B1 (en) 1998-07-29 2001-10-23 Xerox Corporation Apparatus and method for drop size modulated ink jet printing
WO2001023185A1 (en) 1999-09-27 2001-04-05 Matsushita Electric Industrial Co., Ltd. Ink jet head, method of manufacturing ink jet head and ink jet recorder
JP3765282B2 (en) * 2002-04-01 2006-04-12 株式会社デンソー Piezo actuator driving circuit and fuel injection device
CN1219642C (en) 2002-06-17 2005-09-21 明基电通股份有限公司 Ink-jet printer ink-ejecting unit open circuit and short circuit testing process and apparatus
JP2006246581A (en) * 2005-03-02 2006-09-14 Taiheiyo Cement Corp Protection circuit for power supply amplifier and protection circuit operation notification system
KR100727982B1 (en) 2005-09-21 2007-06-13 삼성전자주식회사 Method for detecting abnormal condition of print head
JP2007226392A (en) * 2006-02-22 2007-09-06 Seiko Npc Corp Regulator circuit
US7802866B2 (en) * 2006-06-19 2010-09-28 Canon Kabushiki Kaisha Recording head that detects temperature information corresponding to a plurality of electro-thermal transducers on the recording head and recording apparatus using the recording head
KR101271561B1 (en) 2008-05-21 2013-06-11 후지필름 가부시키가이샤 Overcurrent detection for droplet ejectors

Also Published As

Publication number Publication date
EP2617576A1 (en) 2013-07-24
EP2296905A4 (en) 2012-03-14
EP2617576B1 (en) 2015-01-28
WO2009142908A1 (en) 2009-11-26
KR101271561B1 (en) 2013-06-11
BRPI0912370A2 (en) 2015-10-06
US20110122179A1 (en) 2011-05-26
KR20110020834A (en) 2011-03-03
US8517500B2 (en) 2013-08-27
JP5638518B2 (en) 2014-12-10
CN102036830B (en) 2013-10-09
JP2011521473A (en) 2011-07-21
CN102036830A (en) 2011-04-27
EP2296905A1 (en) 2011-03-23

Similar Documents

Publication Publication Date Title
EP2296905B1 (en) Overcurrent detection for droplet ejectors
JP4802469B2 (en) Droplet discharge device
US9126402B2 (en) Ink jet apparatus and method for controlling ink jet apparatus
JP6613840B2 (en) Inspection method of liquid discharge head and liquid discharge apparatus
JP2010000776A (en) Inkjet recording device
US8807679B2 (en) Driving drop ejectors
JP2016032871A (en) Ink jet head and ink jet recording device
JP6369552B2 (en) Ink jet head, manufacturing method thereof, and ink jet printer
JP2007253363A (en) Pressure detection method and liquid jet device
JP2010241115A (en) Printing method and printing apparatus
US8251483B2 (en) Mitigation of shorted fluid ejector units
JP2010105300A (en) Liquid discharge apparatus
JP2009083291A (en) Inkjet recorder
US6533380B1 (en) Method and apparatus for reducing neighbor cross-talk and increasing robustness of an acoustic printing system against isolated ejector failure
JP2010105299A (en) Liquid discharge apparatus, and liquid discharge head
JP5229027B2 (en) Inkjet head manufacturing apparatus, inkjet head manufacturing method, and inkjet apparatus
JP2020082456A (en) Liquid discharge device
US10994532B2 (en) Liquid discharge apparatus and control method thereof
JP2023132399A (en) liquid discharge head
JP2011156666A (en) Driving apparatus for actuator
JP2023176851A (en) Liquid ejection head
US20200164636A1 (en) Driving circuit, integrated circuit, and liquid discharge apparatus
CN113993706A (en) Control device for high-side switch of printing head
JP2021066062A (en) Image formation device, control method of the same, and program
JP2010233428A (en) Device for drive of piezoelectric actuator

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20101220

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA RS

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20120214

RIC1 Information provided on ipc code assigned before grant

Ipc: B41J 29/38 20060101AFI20120208BHEP

17Q First examination report despatched

Effective date: 20121030

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140922

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602009029242

Country of ref document: DE

Effective date: 20150312

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 708062

Country of ref document: AT

Kind code of ref document: T

Effective date: 20150315

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 708062

Country of ref document: AT

Kind code of ref document: T

Effective date: 20150128

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20150128

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150428

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150428

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150528

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150429

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602009029242

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed

Effective date: 20151029

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150506

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150531

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150531

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150506

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20090506

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150528

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150128

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230330

Year of fee payment: 15

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230515

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230411

Year of fee payment: 15

Ref country code: DE

Payment date: 20230331

Year of fee payment: 15