EP2227727B1 - Datenprozessor-leistungsfähigkeitsvorhersage - Google Patents

Datenprozessor-leistungsfähigkeitsvorhersage Download PDF

Info

Publication number
EP2227727B1
EP2227727B1 EP07859537.8A EP07859537A EP2227727B1 EP 2227727 B1 EP2227727 B1 EP 2227727B1 EP 07859537 A EP07859537 A EP 07859537A EP 2227727 B1 EP2227727 B1 EP 2227727B1
Authority
EP
European Patent Office
Prior art keywords
task
data processor
performance
tasks
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP07859537.8A
Other languages
English (en)
French (fr)
Other versions
EP2227727A1 (de
Inventor
Andy Barth
Daniele Dall' Acqua
Nigel Drew
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of EP2227727A1 publication Critical patent/EP2227727A1/de
Application granted granted Critical
Publication of EP2227727B1 publication Critical patent/EP2227727B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G06F9/4893—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues taking into account power or heat criteria
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3228—Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • G06F11/3419—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time
    • G06F11/3423—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time where the assessed time is active or idle time
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the performance predictor 112 predicts the short-term software workload on the CPU for each task using an algorithm which tracks the history of the recent software workload of each task running in the OS and extrapolates it to derive a prediction of required performance in the next coming period.
  • the performance predictor 112 is arranged to distinguish between blocking and non-blocking operating system access calls.
  • the performance predictor 112 in the embodiment of the present invention shown in Figure 1 is arranged to distinguish for a given task A between: -
  • the idle time compensator 124 receives signals 126, 128 and 130 from the OS 104 identifying respectively whether an OS access call of the current application task is blocking or non-blocking for use of the CPU for other tasks, the uncorrected ('raw') idle time associated with the current task and other information relative to the current task. The idle time compensator 124 then subtracts from the raw idle time for each task 134 any inactive time during which the CPU was anyway unavailable to perform that same task and provides to the performance predictor 112 outputs 132 defining the idle time calculation thus modified for each task identified at 134.
  • the video application programme is shown as requiring frames of n time slots 200 to be played back from an input buffer (not shown) for a task A.
  • Each frame is followed by a slot 202 in which the processing of the frames waits for a synchronisation signal and the CPU can be inactive.
  • no other task than task A calls for servicing by the OS.
  • the OS would be available to perform tasks other than task A provided the other tasks are completed by the CPU sufficiently before the next slot 200 where the next synchronisation signal for task A requires processing in the CPU.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Power Sources (AREA)

Claims (11)

  1. Ein Datenverarbeitungsapparat (100) aufweisend
    einen Datenprozessor (102), welcher ein Betriebssystem (104) aufweist zum Ausführen von Aufgaben von einem Anwendungsprogramm (106), und
    einen Leistung und Performance Kontroller (110, 112, 118) zum Steuern von Parametern und Ausführungsmodi von den Aufgaben mittels des Datenprozessors, wobei der Leistung und Performance Kontroller einen Performance Prädiktor (112) enthält zum Erzeugen einer Schätzung von benötigter Performance von dem Datenprozessor (102) für die Aufgaben unter Berücksichtigung inaktiver Perioden von den Aufgaben und Anpassen des Performance und Leistung Verbrauchs von dem Datenprozessor als Antwort auf die Schätzung,
    wobei der Performance Prädiktor (112, 124) eingerichtet ist zum Unterscheiden für jede der Aufgaben zwischen:
    - verfügbaren inaktiven Perioden (210) von dem Datenprozessor (102) für die Aufgabe, während welcher der Datenprozessor verfügbar war, um dieselbe Aufgabe zu verarbeiten, welche bei Erzeugen der Schätzung von benötigter Performance für dieselbe Aufgabe enthalten sind, und
    - nicht verfügbaren inaktiven Perioden (220) von dem Datenprozessor für die Aufgabe, während welcher der Datenprozessor nicht verfügbar war zum Verarbeiten der Aufgabe und
    der Datenprozessor (102) andere Aufgaben nicht verarbeitet hat, und
    nicht verfügbare aktive Perioden (220) von dem Datenprozessor (102), während welcher der Datenprozessor nicht verfügbar war, um dieselbe Aufgabe zu verarbeiten, aber andere Aufgaben verarbeitet hat, welche bei Erzeugung der Schätzung von benötigter Performance für dieselbe Aufgabe ausgeschlossen sind.
  2. Datenverarbeitungsapparat gemäß Anspruch 1, wobei der Datenprozessor (102) auf nicht verfügbare inaktive Perioden (220) für eine erste Aufgabe reagiert, um das Betriebssystems zu einer anderen Aufgabe zu schalten, falls es nicht durch die inaktive erste Aufgabe blockiert ist, oder um in einen Leerlaufmodus zu treten, falls keine andere Aufgabe zum Verarbeiten bereit ist.
  3. Datenverarbeitungsapparat gemäß einem der vorhergehenden Ansprüche, wobei die Aufgaben Eingabe/Ausgabe Zugriffe (204, 206) enthalten und der Leistung und Performance Kontroller (110, 112, 118, 124) auf die Eingabe/Ausgabe Zugriffe von einer Aufgabe reagiert, um entsprechende nicht verfügbare inaktive Perioden (220) bei Erzeugen der Schätzung für diese Aufgabe auszuschließen.
  4. Datenverarbeitungsapparat gemäß einem der vorhergehenden Ansprüche, wobei der Leistung und Performance Kontroller (110, 112, 118, 124) auf einen abklingenden Durchschnitt von Auslastung für eine Aufgabe reagiert in Erzeugen der Schätzung für diese Aufgabe.
  5. Datenverarbeitungsapparat gemäß einem der vorhergehenden Ansprüche, wobei der Leistung und Performance Kontroller (110, 112, 118, 124) eingerichtet ist, eine Taktfrequenz und/oder eine Versorgungsspannung für den Datenprozessor (102) anzupassen beim Anpassen des Performance und Leistung Verbrauchs von dem Datenprozessor als Antwort auf die Schätzung.
  6. Ein Verfahren zum Verarbeiten von Daten unter Verwendung eines Datenprozessors (102), welcher aufweist
    ein Betriebssystem (104) zum Ausführen von Aufgaben von einem Anwendungsprogramm (106), und
    einen Leistung und Performance Kontroller (110, 112, 118), welcher Parameter und Ausführungsmodi von den Aufgaben mittels des Datenprozessors steuert,
    wobei der Leistung und Performance Kontroller einen Performance Prädiktor (112) enthält, welcher eine Schätzung von benötigter Performance von dem Datenprozessor (102) für die Aufgaben erzeugt, unter Berücksichtigung von inaktiven Perioden von den Aufgaben und Anpassen des Performance und Leistung Verbrauchs von dem Datenprozessor als Antwort auf die Schätzung. wobei der Performance Prädiktor (112, 114) für jede der Aufgaben unterscheidet zwischen:
    - verfügbaren inaktiven Perioden (210) von dem Datenprozessor (102) für die Aufgabe, während welcher der Datenprozessor verfügbar ist, um dieselbe Aufgabe weiter zu verarbeiten, und
    - nicht verfügbaren inaktiven Perioden (220) für den Datenprozessor für die Aufgabe, während welcher der Datenprozessor nicht verfügbar war zum Verarbeiten der Aufgabe und der Datenprozessor (102) nicht verfügbar war zum Verarbeiten von anderen Aufgaben, und
    nicht verfügbare aktive Perioden (220) von dem Datenprozessor (102), während welcher der Datenprozessor nicht verfügbar war, um dieselbe Aufgabe zu verarbeiten, aber andere Aufgaben verarbeitet hat, welche bei Erzeugen der Schätzung von benötigter Performance für die selbe Aufgabe ausgeschlossen waren.
  7. Ein Verfahren zum Verarbeiten von Daten gemäß Anspruch 6, wobei der Datenprozessor (102) auf nicht verfügbare inaktive Perioden (220) für eine erste Aufgabe reagiert, um das Betriebssystems zu einer anderen Aufgabe zu schalten, falls es nicht mittels der inaktiven ersten Aufgabe blockiert wird, oder um in einen Leerlaufmodus zu treten, falls keine andere Aufgabe zum Verarbeiten bereit ist.
  8. Ein Verfahren zum Verarbeiten von Daten gemäß Anspruch 6 oder 7, wobei die Aufgaben Eingabe/Ausgabe Zugriffe enthalten (204, 206), und der Leistung und Performance Kontroller (110, 112, 118, 124) auf die Eingabe/ Ausgabe Zugriffe von einer Aufgabe reagiert, um entsprechende nicht verfügbare inaktive Perioden (220) bei Erzeugen der Schätzung für die Aufgabe auszuschließen.
  9. Ein Verfahren zum Verarbeiten von Daten gemäß einem der Ansprüche 6 bis 8, wobei der Leistung und Performance Kontroller (110, 112, 118, 124) auf einen abklingenden Durchschnitt von Auslastung für eine Aufgabe reagiert beim Erzeugen der Schätzung für diese Aufgabe.
  10. Ein Verfahren zum Verarbeiten von Daten gemäß einem der Ansprüche 6 bis 9, wobei der Leistung und Performance Kontroller (110, 112, 118, 124) eine Taktfrequenz und/oder eine Versorgungsspannung für den Datenprozessor (102) anpasst beim Anpassen des Performance und Leistung Verbrauches von dem Datenprozessor als Antwort auf die Schätzung.
  11. Ein Computerprogramm eingerichtet zum Ausführen eines Verfahrens zum Verarbeiten von Daten gemäß einem der Ansprüche 6 bis 10, wenn es in einem Datenverarbeitungsapparat installiert ist.
EP07859537.8A 2007-12-28 2007-12-28 Datenprozessor-leistungsfähigkeitsvorhersage Active EP2227727B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2007/055333 WO2009083753A1 (en) 2007-12-28 2007-12-28 Data processor performance prediction

Publications (2)

Publication Number Publication Date
EP2227727A1 EP2227727A1 (de) 2010-09-15
EP2227727B1 true EP2227727B1 (de) 2016-08-24

Family

ID=39739581

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07859537.8A Active EP2227727B1 (de) 2007-12-28 2007-12-28 Datenprozessor-leistungsfähigkeitsvorhersage

Country Status (4)

Country Link
US (1) US8452999B2 (de)
EP (1) EP2227727B1 (de)
JP (1) JP5312478B2 (de)
WO (1) WO2009083753A1 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9128703B1 (en) * 2008-10-30 2015-09-08 Amazon Technologies, Inc. Processor that transitions to an idle mode when no task is scheduled to execute and further enters a quiescent doze mode or a wait mode depending on the value of a reference counter
US8276015B2 (en) * 2009-02-23 2012-09-25 International Business Machines Corporation Managing the power-performance range of an application
US8631411B1 (en) 2009-07-21 2014-01-14 The Research Foundation For The State University Of New York Energy aware processing load distribution system and method
US8909950B1 (en) * 2010-04-18 2014-12-09 Aptima, Inc. Systems and methods of power management
US8776069B2 (en) * 2010-12-07 2014-07-08 International Business Machines Corporation Energy and performance optimizing job scheduling
TWI493332B (zh) 2011-11-29 2015-07-21 Intel Corp 用於電力管理的方法與設備及其平台與電腦可讀取媒體
WO2013126144A2 (en) 2012-02-20 2013-08-29 Aptima, Inc. Systems and methods for network pattern matching
US8649765B1 (en) * 2012-08-08 2014-02-11 Telefonaktiebolaget L M Ericsson (Publ) Communication apparatus using biometrics
US9465620B2 (en) * 2012-12-20 2016-10-11 Intel Corporation Scalable compute fabric
EP2759907B1 (de) * 2013-01-29 2024-05-22 Malikie Innovations Limited Verfahren zur Überwachung und Anpassung der Leistung einer mobilen Computervorrichtung
US9285858B2 (en) * 2013-01-29 2016-03-15 Blackberry Limited Methods for monitoring and adjusting performance of a mobile computing device
US20140237272A1 (en) * 2013-02-19 2014-08-21 Advanced Micro Devices, Inc. Power control for data processor
US10409353B2 (en) * 2013-04-17 2019-09-10 Qualcomm Incorporated Dynamic clock voltage scaling (DCVS) based on application performance in a system-on-a-chip (SOC), and related methods and processor-based systems
JP6186862B2 (ja) * 2013-05-07 2017-08-30 富士通株式会社 情報処理装置、省電力化制御方法および省電力化制御プログラム
JP6175980B2 (ja) * 2013-08-23 2017-08-09 富士通株式会社 Ｃｐｕの制御方法、制御プログラム、情報処理装置
US9329663B2 (en) 2013-09-09 2016-05-03 Apple Inc. Processor power and performance manager
US9501128B2 (en) 2013-10-30 2016-11-22 Globalfoundries Inc. Cooperative reduced power mode suspension for high input/output (‘I/O’) workloads
FR3014215B1 (fr) * 2013-12-03 2015-12-11 Thales Sa Procede de gestion des ressources de calcul d'applications logicielles
CN103926995B (zh) * 2014-04-16 2017-12-08 乐视致新电子科技（天津）有限公司 智能终端及增强其续航性能的方法、装置
KR102270239B1 (ko) * 2014-08-07 2021-06-28 삼성전자 주식회사 전자장치에서 소프트웨어를 실행하기 위한 방법 및 장치
EP3126998A4 (de) * 2015-02-26 2017-11-29 Strato Scale Ltd. Reihungsschemata für netzwerk- und speicher-e/a-anforderungen zur minimierung der arbeitslaststillzeit und interferenz zwischen arbeitslasten
GB2545508B (en) * 2015-12-18 2019-04-10 Imagination Tech Ltd Controlling operation of a GPU
US10956220B2 (en) * 2017-06-04 2021-03-23 Apple Inc. Scheduler for amp architecture using a closed loop performance and thermal controller
US11347679B2 (en) * 2018-02-08 2022-05-31 Alibaba Group Holding Limited Hybrid system-on-chip for power and performance prediction and control
US11243598B2 (en) * 2018-06-01 2022-02-08 Apple Inc. Proactive power management of a graphics processor
US11714564B2 (en) 2020-01-06 2023-08-01 Arm Limited Systems and methods of power management

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7058824B2 (en) * 2001-06-15 2006-06-06 Microsoft Corporation Method and system for using idle threads to adaptively throttle a computer
JP2003337713A (ja) * 2002-05-21 2003-11-28 Hitachi Ltd プロセッサの制御方法
US20030233592A1 (en) * 2002-06-14 2003-12-18 Hung-Ming Lin Power saving method using frame rate control in computer graphics systems
US7194385B2 (en) 2002-11-12 2007-03-20 Arm Limited Performance level setting of a data processing system
US7321942B2 (en) * 2002-11-12 2008-01-22 Arm Limited Performance counter for adding variable work increment value that is dependent upon clock frequency
JP4025260B2 (ja) * 2003-08-14 2007-12-19 株式会社東芝 スケジューリング方法および情報処理システム
US20080147357A1 (en) * 2006-12-15 2008-06-19 Iintrinisyc Software International System and method of assessing performance of a processor

Also Published As

Publication number Publication date
EP2227727A1 (de) 2010-09-15
JP5312478B2 (ja) 2013-10-09
JP2011508328A (ja) 2011-03-10
US20100287396A1 (en) 2010-11-11
WO2009083753A1 (en) 2009-07-09
US8452999B2 (en) 2013-05-28

Similar Documents

Publication Publication Date Title
EP2227727B1 (de) Datenprozessor-leistungsfähigkeitsvorhersage
US10386915B2 (en) Distribution of tasks among asymmetric processing elements
US6775786B2 (en) Method and apparatus for power mode transition in a multi-thread processor
US7197654B2 (en) Method and apparatus for managing low power processor states
EP2073097B1 (de) Überleiten eines Prozessorpakets in einen Niederleistungszustand
US8650426B2 (en) System and method for controlling central processing unit power in a virtualized system
US7689839B2 (en) Dynamic power management in system on chips (SOC)
EP2695063B1 (de) Verfahren und system zur dynamischen steuerung der leistungsabgabe an mehrere kerne in multicore-prozessoren einer tragbaren computervorrichtung
US20080307248A1 (en) Cpu Clock Control Device, Cpu Clock Control Method, Cpu Clock Control Program, Recording Medium, and Transmission Medium
US9921635B2 (en) Dynamic and adaptive sleep state management
Chantem et al. Online work maximization under a peak temperature constraint
US9128705B2 (en) System and method for controlling central processing unit power with reduced frequency oscillations
KR20140067072A (ko) 전력 소비를 감소시키기 위한 우선순위 기반 애플리케이션 이벤트 제어(paec)
Brakmo et al. μSleep: a technique for reducing energy consumption in handheld devices
Scordino et al. A resource reservation algorithm for power-aware scheduling of periodic and aperiodic real-time tasks
US20140282587A1 (en) Multi-core binary translation task processing
JP2003337713A (ja) プロセッサの制御方法
Cheour et al. EDF scheduler technique for wireless sensors networks: case study
KR101384311B1 (ko) 이동 통신 시스템에서 전력소비를 감소하기 위한 장치 및방법
JP2003337634A (ja) コンピュータ装置及びプロセッサ制御方法及びプロセッサ制御方法をコンピュータに実行させるためのプログラム及びプロセッサ制御方法をコンピュータに実行させるためのプログラムを記録したコンピュータ読み取り可能な記録媒体
Chen et al. Operating-System Aided Power-aware Policy for Embedded Peripheral Device
Zeng et al. Power Management for Idle Time in the Presence of Periodic Interrupt Services
Chang System-Level Low-Power Techniques

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20100728

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20160203

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

INTG Intention to grant announced

Effective date: 20160629

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 823620

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160915

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602007047654

Country of ref document: DE

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: NXP USA, INC.

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20160824

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 823620

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160824

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20161226

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20161125

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602007047654

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20161124

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed

Effective date: 20170526

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20161228

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20170831

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161228

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170102

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161231

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161228

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161228

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602007047654

Country of ref document: DE

Owner name: NXP USA, INC. (N.D.GES.D.STAATES DELAWARE), AU, US

Free format text: FORMER OWNER: FREESCALE SEMICONDUCTOR, INC., AUSTIN, TEX., US

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20071228

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160824

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161228

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230725

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20231121

Year of fee payment: 17