EP1990727A4 - Cache control apparatus and cache control program - Google Patents

Cache control apparatus and cache control program

Info

Publication number
EP1990727A4
EP1990727A4 EP06714755A EP06714755A EP1990727A4 EP 1990727 A4 EP1990727 A4 EP 1990727A4 EP 06714755 A EP06714755 A EP 06714755A EP 06714755 A EP06714755 A EP 06714755A EP 1990727 A4 EP1990727 A4 EP 1990727A4
Authority
EP
European Patent Office
Prior art keywords
cache
cache control
cache memory
access
ways
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP06714755A
Other languages
German (de)
French (fr)
Other versions
EP1990727A1 (en
Inventor
Masaharu Maruyama
Tsuyoshi Motokurumada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to PCT/JP2006/303618 priority Critical patent/WO2007097026A1/en
Publication of EP1990727A1 publication Critical patent/EP1990727A1/en
Publication of EP1990727A4 publication Critical patent/EP1990727A4/en
Application status is Withdrawn legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12Replacement control
    • G06F12/121Replacement control using replacement algorithms
    • G06F12/126Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1032Reliability improvement, data loss prevention, degraded operation etc

Abstract

A cache control apparatus (10) comprises an access control section (20) for controlling access to a cache memory, a main storage section (40) for storing different types of data or the like, a cache memory (25) which stores data that is frequently used and is composed of a plurality of ways, a monitoring register (30) for storing cache line degeneration information indicating that a predetermined cache line out of the cache lines constituting the ways is degenerated, and an error counter (35) for counting the number of errors having occurred on requests for the access to the cache memory (25) at once regardless of the occurrence of each error in which way.
EP06714755A 2006-02-27 2006-02-27 Cache control apparatus and cache control program Withdrawn EP1990727A4 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2006/303618 WO2007097026A1 (en) 2006-02-27 2006-02-27 Cache control apparatus and cache control program

Publications (2)

Publication Number Publication Date
EP1990727A1 EP1990727A1 (en) 2008-11-12
EP1990727A4 true EP1990727A4 (en) 2009-08-05

Family

ID=38437085

Family Applications (1)

Application Number Title Priority Date Filing Date
EP06714755A Withdrawn EP1990727A4 (en) 2006-02-27 2006-02-27 Cache control apparatus and cache control program

Country Status (4)

Country Link
US (1) US20080294847A1 (en)
EP (1) EP1990727A4 (en)
JP (1) JP4392049B2 (en)
WO (1) WO2007097026A1 (en)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1990728A4 (en) * 2006-02-27 2009-08-05 Fujitsu Ltd Degeneration controller and degeneration control program
US8489817B2 (en) 2007-12-06 2013-07-16 Fusion-Io, Inc. Apparatus, system, and method for caching data
CA2672035A1 (en) 2006-12-06 2008-06-12 Fusion Multisystems, Inc. Apparatus, system, and method for managing data in a storage device with an empty data token directive
US7836226B2 (en) 2007-12-06 2010-11-16 Fusion-Io, Inc. Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment
US8443134B2 (en) 2006-12-06 2013-05-14 Fusion-Io, Inc. Apparatus, system, and method for graceful cache device degradation
US9104599B2 (en) 2007-12-06 2015-08-11 Intelligent Intellectual Property Holdings 2 Llc Apparatus, system, and method for destaging cached data
US8706968B2 (en) 2007-12-06 2014-04-22 Fusion-Io, Inc. Apparatus, system, and method for redundant write caching
US9519540B2 (en) 2007-12-06 2016-12-13 Sandisk Technologies Llc Apparatus, system, and method for destaging cached data
JP4595029B2 (en) 2007-06-20 2010-12-08 富士通株式会社 Cache memory device, arithmetic processing device and control method thereof
US8291259B2 (en) * 2009-04-15 2012-10-16 International Business Machines Corporation Delete of cache line with correctable error
CN102696010B (en) 2009-09-08 2016-03-23 才智知识产权控股公司(2) For by the device of data cache on solid storage device, system and method
US9122579B2 (en) 2010-01-06 2015-09-01 Intelligent Intellectual Property Holdings 2 Llc Apparatus, system, and method for a storage layer
EP2476079A4 (en) 2009-09-09 2013-07-03 Fusion Io Inc Apparatus, system, and method for allocating storage
US20110320863A1 (en) * 2010-06-24 2011-12-29 International Business Machines Corporation Dynamic re-allocation of cache buffer slots
US9104583B2 (en) 2010-06-24 2015-08-11 International Business Machines Corporation On demand allocation of cache buffer slots
US8966184B2 (en) 2011-01-31 2015-02-24 Intelligent Intellectual Property Holdings 2, LLC. Apparatus, system, and method for managing eviction of data
US9003104B2 (en) 2011-02-15 2015-04-07 Intelligent Intellectual Property Holdings 2 Llc Systems and methods for a file-level cache
US8874823B2 (en) 2011-02-15 2014-10-28 Intellectual Property Holdings 2 Llc Systems and methods for managing data input/output operations
US9141527B2 (en) 2011-02-25 2015-09-22 Intelligent Intellectual Property Holdings 2 Llc Managing cache pools
US9563555B2 (en) 2011-03-18 2017-02-07 Sandisk Technologies Llc Systems and methods for storage allocation
US8966191B2 (en) 2011-03-18 2015-02-24 Fusion-Io, Inc. Logical interface for contextual storage
US9274937B2 (en) 2011-12-22 2016-03-01 Longitude Enterprise Flash S.A.R.L. Systems, methods, and interfaces for vector input/output operations
US9767032B2 (en) 2012-01-12 2017-09-19 Sandisk Technologies Llc Systems and methods for cache endurance
US9251052B2 (en) 2012-01-12 2016-02-02 Intelligent Intellectual Property Holdings 2 Llc Systems and methods for profiling a non-volatile cache having a logical-to-physical translation layer
US9251086B2 (en) 2012-01-24 2016-02-02 SanDisk Technologies, Inc. Apparatus, system, and method for managing a cache
JP2013196393A (en) 2012-03-19 2013-09-30 Fujitsu Ltd Arithmetic processing unit and control method of arithmetic processing unit
GB2505179A (en) * 2012-08-20 2014-02-26 Ibm Managing a data cache for a computer system
US10509776B2 (en) 2012-09-24 2019-12-17 Sandisk Technologies Llc Time sequence data management
US10318495B2 (en) 2012-09-24 2019-06-11 Sandisk Technologies Llc Snapshots for a non-volatile device
US9842053B2 (en) 2013-03-15 2017-12-12 Sandisk Technologies Llc Systems and methods for persistent cache logging
US10102144B2 (en) 2013-04-16 2018-10-16 Sandisk Technologies Llc Systems, methods and interfaces for data virtualization
US10558561B2 (en) 2013-04-16 2020-02-11 Sandisk Technologies Llc Systems and methods for storage metadata management
US9842128B2 (en) 2013-08-01 2017-12-12 Sandisk Technologies Llc Systems and methods for atomic storage operations
US10019320B2 (en) 2013-10-18 2018-07-10 Sandisk Technologies Llc Systems and methods for distributed atomic storage operations
US10073630B2 (en) 2013-11-08 2018-09-11 Sandisk Technologies Llc Systems and methods for log coordination
US9946607B2 (en) 2015-03-04 2018-04-17 Sandisk Technologies Llc Systems and methods for storage error management

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS617959A (en) * 1984-06-22 1986-01-14 Fujitsu Ltd Control system of tag storage device
US4760546A (en) * 1984-06-22 1988-07-26 Fujitsu Limited Tag control circuit for increasing throughput of main storage access
US5537621A (en) * 1991-11-18 1996-07-16 Bull, S.A. Integrated memory, method for managing it, and resultant information processing system
WO2005066782A1 (en) * 2003-12-31 2005-07-21 Intel Corporation Methods and apparatuses for reducing burn in within semiconductor devices utilizing static random access memory (sram)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04243446A (en) 1991-01-17 1992-08-31 Koufu Nippon Denki Kk Cache registration controller
JP3239669B2 (en) * 1995-02-20 2001-12-17 株式会社日立製作所 A storage controller and a control method thereof
JP3204143B2 (en) * 1997-01-06 2001-09-04 日本電気株式会社 Method of controlling a disk cache
JPH10334695A (en) 1997-05-27 1998-12-18 Toshiba Corp Cache memory and information-processing system
US6654855B1 (en) * 2000-10-26 2003-11-25 Emc Corporation Method and apparatus for improving the efficiency of cache memories using chained metrics
JP4001516B2 (en) * 2002-07-05 2007-10-31 富士通株式会社 Degeneration control device and method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS617959A (en) * 1984-06-22 1986-01-14 Fujitsu Ltd Control system of tag storage device
US4760546A (en) * 1984-06-22 1988-07-26 Fujitsu Limited Tag control circuit for increasing throughput of main storage access
US5537621A (en) * 1991-11-18 1996-07-16 Bull, S.A. Integrated memory, method for managing it, and resultant information processing system
WO2005066782A1 (en) * 2003-12-31 2005-07-21 Intel Corporation Methods and apparatuses for reducing burn in within semiconductor devices utilizing static random access memory (sram)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2007097026A1 *

Also Published As

Publication number Publication date
WO2007097026A1 (en) 2007-08-30
JPWO2007097026A1 (en) 2009-07-09
US20080294847A1 (en) 2008-11-27
JP4392049B2 (en) 2009-12-24
EP1990727A1 (en) 2008-11-12

Similar Documents

Publication Publication Date Title
Nair et al. ArchShield: Architectural framework for assisting DRAM scaling by tolerating high error rates
US8799705B2 (en) Data protection in a random access disk array
US9170897B2 (en) Apparatus, system, and method for managing solid-state storage reliability
CN102023815B (en) RAID is realized in solid-state memory
US9269436B2 (en) Techniques for determining victim row addresses in a volatile memory
US8086783B2 (en) High availability memory system
Yoon et al. FREE-p: Protecting non-volatile memory against both hard and soft errors
TWI420294B (en) Disabling cache portions during low voltage operations
US5475693A (en) Error management processes for flash EEPROM memory arrays
US5832250A (en) Multi set cache structure having parity RAMs holding parity bits for tag data and for status data utilizing prediction circuitry that predicts and generates the needed parity bits
JP4617405B2 (en) Electronic device for detecting defective memory, defective memory detecting method, and program therefor
US20160026402A1 (en) System and method for providing consistent, reliable, and predictable performance in a storage device
US7275135B2 (en) Hardware updated metadata for non-volatile mass storage cache
US8656118B2 (en) Adaptive wear leveling via monitoring the properties of memory reference stream
CN101529396B (en) Memory device and refresh adjusting method
TWI500039B (en) Outputting information of ecc corrected bits
US8479061B2 (en) Solid state memory cartridge with wear indication
EP1000395B1 (en) Apparatus and method for memory error detection and error reporting
US9141534B2 (en) Tracking read accesses to regions of non-volatile memory
CN101063948B (en) Soft error location and sensitivity detection for programmable devices
US7840874B2 (en) Speculative cache tag evaluation
US8037375B2 (en) Fast data eye retraining for a memory
DE19714952C2 (en) Management of memory modules
US20130013968A1 (en) System, method, and computer program product for analyzing monitor data information from a plurality of memory devices having finite endurance and/or retention
TWI662552B (en) Memory system with configurable error thresholds and failure analysis capability

Legal Events

Date Code Title Description
AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 20080818

DAX Request for extension of the european patent (to any country) (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB

A4 Supplementary search report drawn up and despatched

Effective date: 20090702

18D Application deemed to be withdrawn

Effective date: 20091001