EP1950848B1 - Connection apparatus - Google Patents

Connection apparatus Download PDF

Info

Publication number
EP1950848B1
EP1950848B1 EP07001467A EP07001467A EP1950848B1 EP 1950848 B1 EP1950848 B1 EP 1950848B1 EP 07001467 A EP07001467 A EP 07001467A EP 07001467 A EP07001467 A EP 07001467A EP 1950848 B1 EP1950848 B1 EP 1950848B1
Authority
EP
European Patent Office
Prior art keywords
high voltage
connection apparatus
coils
taps
voltage impulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Not-in-force
Application number
EP07001467A
Other languages
German (de)
French (fr)
Other versions
EP1950848A1 (en
Inventor
Chien-Hsiang Huang
Muh-Jin Uang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Giga Byte Technology Co Ltd
Original Assignee
Giga Byte Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Giga Byte Technology Co Ltd filed Critical Giga Byte Technology Co Ltd
Priority to EP07001467A priority Critical patent/EP1950848B1/en
Priority to ES07001467T priority patent/ES2324497T3/en
Priority to DE602007000726T priority patent/DE602007000726D1/en
Priority to AT07001467T priority patent/ATE426262T1/en
Publication of EP1950848A1 publication Critical patent/EP1950848A1/en
Application granted granted Critical
Publication of EP1950848B1 publication Critical patent/EP1950848B1/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66Structural association with built-in electrical component
    • H01R13/6608Structural association with built-in electrical component with built-in single component
    • H01R13/6633Structural association with built-in electrical component with built-in single component with inductive component, e.g. transformer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F19/00Fixed transformers or mutual inductances of the signal type
    • H01F19/04Transformers or mutual inductances suitable for handling frequencies considerably beyond the audio range
    • H01F19/08Transformers having magnetic bias, e.g. for handling pulses
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66Structural association with built-in electrical component
    • H01R13/6608Structural association with built-in electrical component with built-in single component
    • H01R13/6625Structural association with built-in electrical component with built-in single component with capacitive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66Structural association with built-in electrical component
    • H01R13/665Structural association with built-in electrical component with built-in electronic circuit
    • H01R13/6658Structural association with built-in electrical component with built-in electronic circuit on printed circuit board
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66Structural association with built-in electrical component
    • H01R13/665Structural association with built-in electrical component with built-in electronic circuit
    • H01R13/6666Structural association with built-in electrical component with built-in electronic circuit with built-in overvoltage protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F19/00Fixed transformers or mutual inductances of the signal type
    • H01F19/04Transformers or mutual inductances suitable for handling frequencies considerably beyond the audio range
    • H01F19/08Transformers having magnetic bias, e.g. for handling pulses
    • H01F2019/085Transformer for galvanic isolation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R24/00Two-part coupling devices, or either of their cooperating parts, characterised by their overall structure
    • H01R24/60Contacts spaced along planar side wall transverse to longitudinal axis of engagement
    • H01R24/62Sliding engagements with one side only, e.g. modular jack coupling devices
    • H01R24/64Sliding engagements with one side only, e.g. modular jack coupling devices for high frequency, e.g. RJ 45

Definitions

  • the invention relates to a connection apparatus, and more particularly to a connection apparatus with high voltage impulse protection.
  • Transient overvoltages may be due to any one of several factors. For example, lightning, electrostatic discharge, or malfunctioning equipment at a remote end of the cable may be responsible.
  • Fig. 1 is a schematic diagram of a conventional network connector.
  • the network connector 100 provides high voltage impulse protection (also referred to as lightening or surge protection) between signal lines by transient voltage suppressor (TVS) diodes 10A ⁇ 10D and provides high voltage impulse protection between signal lines and a ground terminal by coupling resistors R1 ⁇ R4 and a capacitor CH to the pins TX+, TX-, RX+ and RX-.
  • TVS transient voltage suppressor
  • the described method has the following disadvantages.
  • Energy caused the high voltage impulse may discharge to other components as the resistors have a large volume.
  • the volume of the resistors must be sufficiently large.
  • isolation glue must be coated on the printed circuit board, reducing yield and increasing time-to-market.
  • the currents through the each resistor may also be different due to resistance error in the resistors, such that the resistor with a relative smaller resistance may bear a larger current and thus be damaged.
  • Total cost increases with the total number of resistors used.
  • the resistors may age due to lightening. Additionally, there is no lightening protection for the secondary coils (TL3 and TL4), and thus, interference with the core of the system by lightening is not preventable.
  • Typical integrated circuits are not capable of sustaining high voltage and although the primary coils (TL1 and TL2) isolate most discharged energy, a voltage of several tens of volts is still induced in the secondary coils and the motherboard may be damaged accordingly.
  • connection apparatus according to claim 1 and a method according to claim 13 provide a solution to the problems posed.
  • Fig. 1 is a schematic diagram of a conventional network connector
  • Fig. 2 shows an embodiment of a connection apparatus
  • Fig. 3 is a diagram illustrating high voltage impulse protector and a slot in the connection apparatus
  • Fig. 4 is another diagram illustrating the high voltage impulse protector and the slot in the connection apparatus
  • Fig. 5 is a diagram illustrating a isolation transformer and a transient voltage suppression unit in the connection apparatus
  • Fig. 6 shows another embodiment of a connection apparatus
  • Fig. 7 is a diagram showing the connection apparatus shown in Fig. 6 ;
  • Figs. 8A and 8B show another embodiment of a connection apparatus.
  • the surrounding air may be dissociated to generate gas discharge, known as point discharge, when electric field strength increases acutely.
  • the invention utilizes point discharge to discharge energy from high voltage impulse on all pins (connected to the primary coil) to the ground terminal by a capacitor when a high voltage impulse event occurs.
  • Fig. 2 shows an embodiment of a connection apparatus.
  • a connection apparatus 200 comprises a slot 22, two isolation transformers 24A and 24B, a high voltage impulse protector 26 and two transient voltage suppression units 28A and 28B.
  • the connection apparatus 200 can be a network connector but is not limited thereto.
  • the slot 22 is coupled between an external network cable (not shown) and the isolation transformers 24A and 24B and comprises a plurality of pins TX+, TX-, RX+ and RX-.
  • the slot 22 can be disposed on a circuit board 29 (shown in Fig. 3 ) by dual-in-line package (DIP) technology.
  • DIP dual-in-line package
  • the isolation transformers 24A and 24B both comprise a primary coil and a secondary coil, in which the primary coil and the secondary coil each has a first end, a second end and a tap.
  • the primary coils of the isolation transformers 24A and 24B are coupled to the slot 22 respectively, and the secondary coils of the isolation transformers 24A and 24B are coupled to an external processing circuit (not shown), such as a processing circuit on a local area network (LAN) card or a motherboard, through the connection terminals TD+, TD-, RD+ and RD-.
  • LAN local area network
  • the first and second ends of the primary coil in the isolation transformer 24A are coupled to the pins TX+ and TX-, and the first and second ends of the primary coil in the isolation transformer 24B are coupled to the pins RX+ and RX-.
  • the high voltage impulse protector 26 is disposed between the primary coils of the isolation transformers 24A and 24B and a ground terminal to discharge overcurrent generated by a high voltage impulse the ground terminal by point discharge when a high voltage impulse event occurs.
  • the high voltage impulse protector 26 can be a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 respectively.
  • the conductive layer CM does not connect to the pins of the slot 22 directly and provides high voltage impulse protection between signal lines and the ground terminal by point discharge only when a high voltage impulse event occurs.
  • the high voltage impulse protector 26 and all pins of the slot 22 are not electrically connected, i.e., they are open-circuit.
  • the high voltage impulse protector 26 and the pins of the slot 22 are electrically coupled by point discharge only when a high voltage impulse event occurs.
  • the conductive layer CM has a plurality of tips TP separated from pins PN of the slot 22 by a small gap gp, such that the tips TP do not electrically connect directly to the pins PN of the slot 22. Because point discharge is a non-contact design, signals on the pins PN are not affected by aging of the high voltage impulse protector 26 and other elements of the conventional connector can also be prevented.
  • Energy induced by high voltage impulse is discharged to the tips TP by the pins PN connected to the primary coil, electric energy is converted to luminous energy for 0.5-10ns, and after partial decay, is discharged to the ground terminal by the capacitor.
  • the high voltage impulse protector 26 discharges an overcurrent caused by a high voltage on the pins RX+, RX-, TX- and TX+ to the ground terminal by point discharge when a high voltage impulse event occurs.
  • the isolation transformers 24A and 24B and other circuits coupled thereto are protected, against high voltage impulse events.
  • the high voltage impulse protector 26 can further comprise a capacitor CH coupled between the conductive layer CM and the ground terminal, buffering energy generated by the high voltage impulse event and extending discharge time such that the generated energy can be decayed and discharged to the ground terminal.
  • the conductive layer CM can be a metal layer, such as a copper (Cu) layer but it is not limited thereto.
  • the conductive layer CM shown in Fig. 4 is disposed in the circuit board 29 such that the routing on the circuit board 29 can be simplified, but it is also can be disposed on the top surface TS or bottom surface BS of the circuit board 29.
  • the pins of the slot 22 can be connected to the circuit board 29 by plugs when the slot 22 is disposed on the circuit board 29 by surface mount device (SMD) technology.
  • SMD surface mount device
  • the tips of the high voltage impulse protector 26 can be aligned with the plugs respectively but are not electrically connected directly, thus, high voltage impulse protection is provided between signal lines and the ground terminal by point discharge only when a high voltage impulse event occurs.
  • transient voltage suppression units 28A is disposed between the taps of the primary coils in the isolation transformer 24A and 24B and the transient voltage suppression units 28B is disposed between the taps of the secondary coils in the isolation transformer 24A and 24B, performing a high voltage impulse protection between signal lines.
  • transient voltage suppression units 28A and 28B can serve as a voltage-current limiting element for clamping the voltage and the current, or both, induced at the primary coil, or the secondary coils of the isolation transformer 24A and 24B.
  • the transient voltage suppression units 28A and 28B can comprise series-connected or parallel-connected transient voltage suppressor (TVS) diodes, polydiodes, surge absorbers, varistors, zener diodes or combinations thereof but are not limited thereto.
  • TVS transient voltage suppressor
  • Fig. 5 shows a diagram illustrating the isolation transformers and the transient voltage suppression units.
  • the primary coil of the isolation transformer 24A comprises a winding TL1 coupled to the pin TX+, a winding TL2 coupled to the pin TX-, and a tap TPT1 coupled to the transient voltage suppression unit 28A.
  • the primary coil of the isolation transformer 24B comprises a winding RL1 coupled to the pin RX+, a winding RL2 coupled to the pin RX-, and a tap RPT1 coupled to the transient voltage suppression unit 28A.
  • the secondary coil of the isolation transformer 24A comprises a winding TL3 coupled to the pin TD+, a winding TL4 coupled to the pin TD-, and a tap TPT2 coupled to the transient voltage suppression unit 28B.
  • the secondary coil of the isolation transformer 24B comprises a winding RL3 coupled to the pin RD+, a winding RL4 coupled to the pin RD-, and a tap RPT2 coupled to the transient voltage suppression unit 28B.
  • the transient voltage suppression unit 28A and 28B can be transient voltage suppressor (TVS) diodes but it is not limited thereto.
  • the taps are typically at zero-voltage under normal operation, such that signals on the pins TX+, RX+, RX-, TX-, TD+, RD+, RD- and TD- are not affected by the stray capacitors of the transient voltage suppression units 28A and 28B coupled to the taps.
  • the induced currents at the secondary coil can be clamped by the transient voltage suppression unit 28B coupled to the taps TPT2 and TPR2, such that the branch currents on the windings TL3, TL4, RL3 and RL4 can be limited, forming a second-stage high voltage impulse protection.
  • the transient voltage suppression units 28A and 28B still can limit branch current on each winding or clamp the voltage difference between two taps even if currents or voltages on the pins may be different, such that the circuit board can be protected from the high voltage impulse event.
  • connection apparatus of the invention has the following advantages.
  • the discharge path does not couple to signals on the pins, thus, isolation glue is not required, and routing of the circuit board can be simplified. Particularly, because there is no capacitor and resistor coupled to the signals on the pins directly, i.e., the discharge path does not couple signals on the pins, signal decay does not occur.
  • the connection apparatus can be applied to all high speed network standards without affecting their transmission.
  • each transient voltage impulse suppression unit is disposed between two taps, each transient voltage impulse suppression unit can protect four signal lines and transient voltage impulse suppression units disposed at the secondary coil further provide second-stage protection for a mother board against high voltage impulse events.
  • Fig. 6 shows another embodiment of a connection apparatus.
  • a connection apparatus 300 comprises a plug 32 and a socket 34.
  • Fig. 7 is another diagram of the connection apparatus shown in Fig. 6 .
  • the connection apparatus 300 can be a network connector but is not limited thereto.
  • the plug 32 is coupled to the socket 34 through a cable 36, and the socket 34 comprises the high voltage impulse protector 26 and the slot 22 shown in Fig. 2 .
  • the high voltage impulse protector 26 is disposed between the primary coils of the isolation transformers 24A and 24B and a ground terminal to discharge overcurrent generated by a high voltage to the ground terminal by point discharge when a high voltage impulse event occurs.
  • the high voltage impulse protector 26 can be a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 respectively. Operations of the high voltage impulse protector 26 are similar to those described with reference to Figs. 2 ⁇ 4 , thus, further description thereof is omitted for brevity.
  • a connection apparatus 400 comprises a slot 22 and a plug 32, a circuit board (not shown) in a housing 42, in which the circuit board comprises the high voltage impulse protector 26 shown in Fig. 2 .
  • the slot 22, the plug 32 and the high voltage impulse protection 26 are electrically coupled by the circuit board, and the high voltage impulse protection 26 is disposed between the pins of the slot 22 and the ground terminal, discharging overcurrent generated by high voltage to the ground terminal by point discharge when a high voltage impulse event occurs.
  • the high voltage impulse protector 26 comprises a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 and a capacitor CH coupled between the conductive layer CM and the ground terminal. Operations of the high voltage impulse protector 26 are similar to those described with reference to Figs. 2 ⁇ 4 , thus, further description thereof is omitted for brevity.

Abstract

Connection apparatuses are provided, in which at least one isolation transformer comprises a primary coil and a secondary coil each comprising a first end, a second end and a tap, and a high voltage impulse protector is disposed between the primary coil of the isolation transformer and a ground terminal, discharging an overcurrent caused by a high voltage impulse to the ground terminal by point discharge when a high voltage impulse event occurs.

Description

    BACKGROUND OF THE INVENTION Field of the Invention
  • The invention relates to a connection apparatus, and more particularly to a connection apparatus with high voltage impulse protection.
  • Description of the Related Art
  • Whenever electronic circuitry is coupled to an external cable run there is a risk of damage to the circuit, due to the transmission of transient overvoltages by the cable run. Transient overvoltages may be due to any one of several factors. For example, lightning, electrostatic discharge, or malfunctioning equipment at a remote end of the cable may be responsible. Several techniques exist for isolating circuitry from potentially damaging surges.
  • Fig. 1 is a schematic diagram of a conventional network connector. As shown, the network connector 100 provides high voltage impulse protection (also referred to as lightening or surge protection) between signal lines by transient voltage suppressor (TVS) diodes 10A~10D and provides high voltage impulse protection between signal lines and a ground terminal by coupling resistors R1~R4 and a capacitor CH to the pins TX+, TX-, RX+ and RX-.
  • The described method, however, has the following disadvantages. Energy caused the high voltage impulse may discharge to other components as the resistors have a large volume. To sustain the discharged energy, however, the volume of the resistors must be sufficiently large. Further, in order provided optimum isolation for a component, isolation glue must be coated on the printed circuit board, reducing yield and increasing time-to-market.
  • The currents through the each resistor may also be different due to resistance error in the resistors, such that the resistor with a relative smaller resistance may bear a larger current and thus be damaged. Total cost increases with the total number of resistors used. The resistors may age due to lightening. Additionally, there is no lightening protection for the secondary coils (TL3 and TL4), and thus, interference with the core of the system by lightening is not preventable. Typical integrated circuits are not capable of sustaining high voltage and although the primary coils (TL1 and TL2) isolate most discharged energy, a voltage of several tens of volts is still induced in the secondary coils and the motherboard may be damaged accordingly.
  • Document US-B-6541878 discloses a connection apparatus according to the preamble of claim 1.
  • BRIEF SUMMARY OF THE INVENTION
  • A connection apparatus according to claim 1 and a method according to claim 13 provide a solution to the problems posed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
  • Fig. 1 is a schematic diagram of a conventional network connector;
  • Fig. 2 shows an embodiment of a connection apparatus;
  • Fig. 3 is a diagram illustrating high voltage impulse protector and a slot in the connection apparatus;
  • Fig. 4 is another diagram illustrating the high voltage impulse protector and the slot in the connection apparatus;
  • Fig. 5 is a diagram illustrating a isolation transformer and a transient voltage suppression unit in the connection apparatus;
  • Fig. 6 shows another embodiment of a connection apparatus;
  • Fig. 7 is a diagram showing the connection apparatus shown in Fig. 6; and
  • Figs. 8A and 8B show another embodiment of a connection apparatus.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
  • In a space with high surface curvature (such as a tip), the surrounding air may be dissociated to generate gas discharge, known as point discharge, when electric field strength increases acutely. The invention utilizes point discharge to discharge energy from high voltage impulse on all pins (connected to the primary coil) to the ground terminal by a capacitor when a high voltage impulse event occurs.
  • Fig. 2 shows an embodiment of a connection apparatus. As shown, a connection apparatus 200 comprises a slot 22, two isolation transformers 24A and 24B, a high voltage impulse protector 26 and two transient voltage suppression units 28A and 28B. In this embodiment, the connection apparatus 200 can be a network connector but is not limited thereto.
  • The slot 22 is coupled between an external network cable (not shown) and the isolation transformers 24A and 24B and comprises a plurality of pins TX+, TX-, RX+ and RX-. For example, the slot 22 can be disposed on a circuit board 29 (shown in Fig. 3) by dual-in-line package (DIP) technology.
  • The isolation transformers 24A and 24B both comprise a primary coil and a secondary coil, in which the primary coil and the secondary coil each has a first end, a second end and a tap. The primary coils of the isolation transformers 24A and 24B are coupled to the slot 22 respectively, and the secondary coils of the isolation transformers 24A and 24B are coupled to an external processing circuit (not shown), such as a processing circuit on a local area network (LAN) card or a motherboard, through the connection terminals TD+, TD-, RD+ and RD-. For example, the first and second ends of the primary coil in the isolation transformer 24A are coupled to the pins TX+ and TX-, and the first and second ends of the primary coil in the isolation transformer 24B are coupled to the pins RX+ and RX-.
  • The high voltage impulse protector 26 is disposed between the primary coils of the isolation transformers 24A and 24B and a ground terminal to discharge overcurrent generated by a high voltage impulse the ground terminal by point discharge when a high voltage impulse event occurs. For example, as shown in Fig. 3, the high voltage impulse protector 26 can be a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 respectively. The conductive layer CM does not connect to the pins of the slot 22 directly and provides high voltage impulse protection between signal lines and the ground terminal by point discharge only when a high voltage impulse event occurs.
  • Namely, when no high voltage impulse event occurs, the high voltage impulse protector 26 and all pins of the slot 22 are not electrically connected, i.e., they are open-circuit. The high voltage impulse protector 26 and the pins of the slot 22 are electrically coupled by point discharge only when a high voltage impulse event occurs. As shown in Fig. 4, the conductive layer CM has a plurality of tips TP separated from pins PN of the slot 22 by a small gap gp, such that the tips TP do not electrically connect directly to the pins PN of the slot 22. Because point discharge is a non-contact design, signals on the pins PN are not affected by aging of the high voltage impulse protector 26 and other elements of the conventional connector can also be prevented. Energy induced by high voltage impulse is discharged to the tips TP by the pins PN connected to the primary coil, electric energy is converted to luminous energy for 0.5-10ns, and after partial decay, is discharged to the ground terminal by the capacitor.
  • Because the first end and the second end of the primary coils in the isolation transformers 24A and 24B are electrically coupled to the pins RX+, RX-, TX- and TX+, the high voltage impulse protector 26 discharges an overcurrent caused by a high voltage on the pins RX+, RX-, TX- and TX+ to the ground terminal by point discharge when a high voltage impulse event occurs. Thus, the isolation transformers 24A and 24B and other circuits coupled thereto are protected, against high voltage impulse events.
  • Further, the high voltage impulse protector 26 can further comprise a capacitor CH coupled between the conductive layer CM and the ground terminal, buffering energy generated by the high voltage impulse event and extending discharge time such that the generated energy can be decayed and discharged to the ground terminal. For example, the conductive layer CM can be a metal layer, such as a copper (Cu) layer but it is not limited thereto.
  • It should be noted that the conductive layer CM shown in Fig. 4 is disposed in the circuit board 29 such that the routing on the circuit board 29 can be simplified, but it is also can be disposed on the top surface TS or bottom surface BS of the circuit board 29.
  • In some embodiments, the pins of the slot 22 can be connected to the circuit board 29 by plugs when the slot 22 is disposed on the circuit board 29 by surface mount device (SMD) technology. The tips of the high voltage impulse protector 26 can be aligned with the plugs respectively but are not electrically connected directly, thus, high voltage impulse protection is provided between signal lines and the ground terminal by point discharge only when a high voltage impulse event occurs.
  • As shown in Fig. 2, the transient voltage suppression units 28A is disposed between the taps of the primary coils in the isolation transformer 24A and 24B and the transient voltage suppression units 28B is disposed between the taps of the secondary coils in the isolation transformer 24A and 24B, performing a high voltage impulse protection between signal lines. Namely, transient voltage suppression units 28A and 28B can serve as a voltage-current limiting element for clamping the voltage and the current, or both, induced at the primary coil, or the secondary coils of the isolation transformer 24A and 24B.
  • For example, the transient voltage suppression units 28A and 28B limit current from pins TX+, TX-, RX+ and RX-, current output from the second ends (TD+, TD-, RD+ and RD=) of the secondary coils, voltages on the pins TX+, TX-, RX+ and RX-, or voltage on the second ends (TD+, TD-, RD+ and RD-) of the secondary coils. Further, the transient voltage suppression units 28A and 28B can comprise series-connected or parallel-connected transient voltage suppressor (TVS) diodes, polydiodes, surge absorbers, varistors, zener diodes or combinations thereof but are not limited thereto.
  • Fig. 5 shows a diagram illustrating the isolation transformers and the transient voltage suppression units. As shown, the primary coil of the isolation transformer 24A comprises a winding TL1 coupled to the pin TX+, a winding TL2 coupled to the pin TX-, and a tap TPT1 coupled to the transient voltage suppression unit 28A. The primary coil of the isolation transformer 24B comprises a winding RL1 coupled to the pin RX+, a winding RL2 coupled to the pin RX-, and a tap RPT1 coupled to the transient voltage suppression unit 28A. The secondary coil of the isolation transformer 24A comprises a winding TL3 coupled to the pin TD+, a winding TL4 coupled to the pin TD-, and a tap TPT2 coupled to the transient voltage suppression unit 28B. The secondary coil of the isolation transformer 24B comprises a winding RL3 coupled to the pin RD+, a winding RL4 coupled to the pin RD-, and a tap RPT2 coupled to the transient voltage suppression unit 28B. In this embodiment, the transient voltage suppression unit 28A and 28B can be transient voltage suppressor (TVS) diodes but it is not limited thereto.
  • The taps are typically at zero-voltage under normal operation, such that signals on the pins TX+, RX+, RX-, TX-, TD+, RD+, RD- and TD- are not affected by the stray capacitors of the transient voltage suppression units 28A and 28B coupled to the taps.
  • When a voltage difference is induced between two signal lines by a high voltage impulse event, currents I1 and I2 flow to transient voltage suppression unit 28A from the tap TPT1 between the windings TL1 and TL2 and currents I3 and I4 flow to transient voltage suppression unit 28B from the tap TPT2 between the windings RL1 and RTL2. Namely, I = (I1+I2) = - (I3+I4), and thus, if clamp current of the transient voltage suppression unit 28A is controlled, the branch currents on the windings TL1, TL2, RL1 and RL2 can be controlled effectively and induced currents at the secondary coil can also be suppressed. Similarly, the induced currents at the secondary coil can be clamped by the transient voltage suppression unit 28B coupled to the taps TPT2 and TPR2, such that the branch currents on the windings TL3, TL4, RL3 and RL4 can be limited, forming a second-stage high voltage impulse protection.
  • Further, when a high voltage impulse event occurs between signal lines and the ground terminal, the transient voltage suppression units 28A and 28B still can limit branch current on each winding or clamp the voltage difference between two taps even if currents or voltages on the pins may be different, such that the circuit board can be protected from the high voltage impulse event.
  • The connection apparatus of the invention has the following advantages. The discharge path does not couple to signals on the pins, thus, isolation glue is not required, and routing of the circuit board can be simplified. Particularly, because there is no capacitor and resistor coupled to the signals on the pins directly, i.e., the discharge path does not couple signals on the pins, signal decay does not occur. Thus, the connection apparatus can be applied to all high speed network standards without affecting their transmission.
  • Further, because the resistive elements of conventional connection apparatuses are omitted, discharge noise generated by resistive elements can be prevented, protection units or resistors are not damaged by the voltage difference due to errors between resistors, and aging of the resistive elements due to high voltage impulses can also be prevented. Moreover, occupied space on the printed circuit board and time-to-market can be reduced. In addition, because each transient voltage impulse suppression unit is disposed between two taps, each transient voltage impulse suppression unit can protect four signal lines and transient voltage impulse suppression units disposed at the secondary coil further provide second-stage protection for a mother board against high voltage impulse events.
  • Fig. 6 shows another embodiment of a connection apparatus. As shown, a connection apparatus 300 comprises a plug 32 and a socket 34. Fig. 7 is another diagram of the connection apparatus shown in Fig. 6. In this embodiment, the connection apparatus 300 can be a network connector but is not limited thereto.
  • The plug 32 is coupled to the socket 34 through a cable 36, and the socket 34 comprises the high voltage impulse protector 26 and the slot 22 shown in Fig. 2. The high voltage impulse protector 26 is disposed between the primary coils of the isolation transformers 24A and 24B and a ground terminal to discharge overcurrent generated by a high voltage to the ground terminal by point discharge when a high voltage impulse event occurs. For example, the high voltage impulse protector 26 can be a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 respectively. Operations of the high voltage impulse protector 26 are similar to those described with reference to Figs. 2~4, thus, further description thereof is omitted for brevity.
  • Figs. 8A and 8B show another embodiment of a connection apparatus. As shown, a connection apparatus 400 comprises a slot 22 and a plug 32, a circuit board (not shown) in a housing 42, in which the circuit board comprises the high voltage impulse protector 26 shown in Fig. 2. The slot 22, the plug 32 and the high voltage impulse protection 26 are electrically coupled by the circuit board, and the high voltage impulse protection 26 is disposed between the pins of the slot 22 and the ground terminal, discharging overcurrent generated by high voltage to the ground terminal by point discharge when a high voltage impulse event occurs. For example, the high voltage impulse protector 26 comprises a conductive layer CM with a plurality of tips TP aligning with pins of the slot 22 and a capacitor CH coupled between the conductive layer CM and the ground terminal. Operations of the high voltage impulse protector 26 are similar to those described with reference to Figs. 2~4, thus, further description thereof is omitted for brevity.

Claims (21)

  1. A connection apparatus (200), comprising:
    first and second isolation transformers (24A & 24B) each comprises a primary coil and a secondary coil, in which the primary coil and the secondary coil each comprises a first end, a tap (TPT1, TPR1, TPT2 or TPR2) and a second end;
    a slot (22) disposed on a circuit board (29), comprising a plurality of pins (PN) coupling to the first end or the second end of the primary coils of the first and second isolation transformers (24A&24B); and
    a first transient voltage suppression unit (28A) disposed between the taps (TPT1 & TPR1) of the primary coils of the first and second isolation transformers characterized in that a second transient voltage suppression unit is disposed between the taps (TPT2 & TPR2) of the secondary coils of the first and second isolation transformers (24A & 24B) respectively, clamping the overcurrent and high voltage caused by a high voltage impulse when a high voltage impulse event occurs.
  2. The connection apparatus as claimed in claim 1, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being powered by a power voltage.
  3. The connection apparatus as claimed in claim 1, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to a ground voltage.
  4. The connection apparatus as claimed in claim 1, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to the pins (PN) of the slot (22).
  5. The connection apparatus as claimed in claim 1, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to the first and second ends of the primary and secondary coils.
  6. The connection apparatus as claimed in claim 1, wherein the transient voltage suppression units (28A&28B) clamp currents from the first and second ends of the first and second transient voltage suppression units (28A&28B) and voltages induced by the primary coil and the secondary coil of the first and second transient voltage suppression units (28A&28B).
  7. The connection apparatus as claimed in claim 1, characterized in that the connection apparatus further comprises:
    a high voltage impulse protector (26) disposed between the primary coils of the first and second isolation transformer (24A & 24B) and a ground end, and having a plurality of tips aligning with the pins (PN) of the slot (22) without directly connecting, thereby discharging the overcurrent to the ground end when the high voltage impulse event occurs.
  8. The connection apparatus as claimed in claim 7, characterized in that the high voltage impulse protector (26) does not electrically couple to the pins (PN) of the slot (22) when no high voltage impulse event occurs and discharges overcurrent caused by the high voltage impulse to the ground terminal by point discharge when occurring the high voltage impulse event.
  9. The connection apparatus as claimed in claim 7, characterized in that the high voltage impulse protector (26) comprises:
    a conductive layer (ML); and
    a capacitor (CH) coupled between the conductive layer (ML) and the ground terminal.
  10. The connection apparatus as claimed in claim 9, characterized in that the conductive layer (CM) is disposed in or on the circuit board (29).
  11. The connection apparatus as claimed in claim 1, characterized in that the connection apparatus (200) is disposed on a local area network (LAN) card or on a motherboard.
  12. The connection apparatus as claimed in claim 1, characterized in that the connection apparatus (200) is a network connector.
  13. A high voltage impulse protection method for a connection apparatus (200) comprising a slot (22) disposed on a circuit board (29) and the slot (22) had a plurality of pins (PN) and first and second isolation transformers (24A&24B) each comprising a primary coil and a secondary coil, in which the primary coil and the secondary coil each comprises a first end, a tap (TPT1, TPR1, TPT2 or TPR2) and a second end, and the method comprising:
    disposing first and second high transient voltage suppression units (28A&28B) between taps (TPT1&TPR1) of the primary coils of the first and second isolation transformers and between taps (TPT2&TPR2) of the secondary coils of the first and second isolation transformers respectively, performing a high voltage impulse protection between signal lines.
  14. The method as claimed in claim 13, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being powered by a power voltage.
  15. The method as claimed in claim 13, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to a ground voltage.
  16. The method as claimed in claim 13, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to the pins (PN) of the slot (22).
  17. The method as claimed in claim 13, characterized in that the first and second transient voltage suppression units (28A&28B) are connected to the taps (TPT1, TPR1, TPT2, TPR2) of the primary coils and the secondary coils without being connected to the first and second ends of the primary and secondary coils.
  18. The method as claimed in claim 13, characterized in that the method further comprising:
    disposing a high voltage impulse protector (26) between the pins (PN) of the slot (22) and a ground terminal to discharge an overcurrent caused by a high voltage impulse to the ground terminal by point discharge when a high voltage impulse event occurs, in which the high voltage impulse protector (26) has a plurality of tips (TP) which align with the pins (PN) of the slot (22) without directly connecting.
  19. The method as claimed in claim 18, characterized in that the high voltage impulse protector comprises a conductive layer having the tips aligning with the pins of the slot.
  20. The method as claimed in claim 18, characterized in that the method further comprising disposing a capacitor between the conductive layer and the ground terminal.
  21. The method as claimed in claim 18, characterized in that the conductive layer is disposed in or on the circuit board.
EP07001467A 2007-01-24 2007-01-24 Connection apparatus Not-in-force EP1950848B1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP07001467A EP1950848B1 (en) 2007-01-24 2007-01-24 Connection apparatus
ES07001467T ES2324497T3 (en) 2007-01-24 2007-01-24 CONNECTION APPARATUS
DE602007000726T DE602007000726D1 (en) 2007-01-24 2007-01-24 connection device
AT07001467T ATE426262T1 (en) 2007-01-24 2007-01-24 CONNECTION DEVICE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP07001467A EP1950848B1 (en) 2007-01-24 2007-01-24 Connection apparatus

Publications (2)

Publication Number Publication Date
EP1950848A1 EP1950848A1 (en) 2008-07-30
EP1950848B1 true EP1950848B1 (en) 2009-03-18

Family

ID=37983471

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07001467A Not-in-force EP1950848B1 (en) 2007-01-24 2007-01-24 Connection apparatus

Country Status (4)

Country Link
EP (1) EP1950848B1 (en)
AT (1) ATE426262T1 (en)
DE (1) DE602007000726D1 (en)
ES (1) ES2324497T3 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI320248B (en) * 2008-12-02 2010-02-01 Rj45 joint device with key structure to change definition of pin
TW201236282A (en) * 2011-02-18 2012-09-01 Asus Technology Suzhou Co Ltd Circuit board and connector thereof
TWI778812B (en) * 2020-09-27 2022-09-21 光興國際股份有限公司 Signal converter

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1148602B1 (en) * 2000-04-20 2003-11-26 Siemens Aktiengesellschaft Overvoltage arrester device
US6541878B1 (en) * 2000-07-19 2003-04-01 Cisco Technology, Inc. Integrated RJ-45 magnetics with phantom power provision
EP1495516A1 (en) * 2002-04-10 2005-01-12 Powerdsine Limited Active local area network connector
US6859351B2 (en) * 2002-08-09 2005-02-22 Hewlett-Packard Development Company, L.P. Electrostatic discharge protection

Also Published As

Publication number Publication date
ATE426262T1 (en) 2009-04-15
DE602007000726D1 (en) 2009-04-30
ES2324497T3 (en) 2009-08-07
EP1950848A1 (en) 2008-07-30

Similar Documents

Publication Publication Date Title
US7944668B2 (en) Connection apparatus with high voltage impulse protection
EP0523190B1 (en) Power line filter and surge protection circuit components and circuits
US5689180A (en) Isolated electrical power supply
CN201417941Y (en) Interface protection circuit
US7808751B2 (en) Differential electrical surge protection within a LAN magnetics interface circuit
US20060262881A1 (en) Power line communications interface and surge protector
US20040257743A1 (en) LAN magnetic interface circuit with passive ESD protection
US8179654B2 (en) Surge preventing circuit, local area network connector, and network module
CN101897109A (en) Emc filter
CN102904235A (en) Ethernet power receiving circuit and electrostatic protection circuit thereof
EP1982427A2 (en) A radio frequency coupler, coupling system and method
EP2003752B1 (en) Circuit for preventing surge, connector and electronic apparatus thereof
US8358492B2 (en) Surge protection systems and methods for ethernet communication equipment in outside plant environments
EP1984930A2 (en) Broadband over powerlines (bpl) coupling system
EP1950848B1 (en) Connection apparatus
EP2773004B1 (en) Connection apparatus circuit and high voltage surge protection method thereof
US10819109B2 (en) Chip protection circuit
US8320095B2 (en) Transformer module with multiple protections
US8243412B2 (en) Surge protection systems and methods for outside plant ethernet
JP2009512302A (en) Relay coil surge coil and diode chain design
JP2007529189A (en) Connector having a plurality of transient voltage suppression components and a plurality of transient voltage suppression components in the connector
US20190150274A1 (en) Galvanic isolation for isolation transformer
CN211089121U (en) Four-wire Ethernet electromagnetic pulse protection device
CN114221313B (en) Protection system and floating equipment
CN215817524U (en) Network port protection circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20071107

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIN1 Information on inventor provided before grant (corrected)

Inventor name: HUANG, CHIEN-HSIANG

Inventor name: UANG, MUH-JIN

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

AKX Designation fees paid

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602007000726

Country of ref document: DE

Date of ref document: 20090430

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2324497

Country of ref document: ES

Kind code of ref document: T3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090618

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090718

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

REG Reference to a national code

Ref country code: HU

Ref legal event code: AG4A

Ref document number: E005906

Country of ref document: HU

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090618

26N No opposition filed

Effective date: 20091221

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100131

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090619

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100124

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100124

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090318

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602007000726

Country of ref document: DE

Representative=s name: CABINET CHAILLOT, FR

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 11

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20211217

Year of fee payment: 16

Ref country code: GB

Payment date: 20211203

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20211216

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: HU

Payment date: 20211212

Year of fee payment: 16

Ref country code: DE

Payment date: 20211130

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: ES

Payment date: 20220202

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602007000726

Country of ref document: DE

REG Reference to a national code

Ref country code: NL

Ref legal event code: MM

Effective date: 20230201

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20230124

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230201

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230124

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230125

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230131

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20240402

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230125