EP1932241A2 - Verfahren zum verbessern der iterativen decodierung von codes - Google Patents

Verfahren zum verbessern der iterativen decodierung von codes

Info

Publication number
EP1932241A2
EP1932241A2 EP06793408A EP06793408A EP1932241A2 EP 1932241 A2 EP1932241 A2 EP 1932241A2 EP 06793408 A EP06793408 A EP 06793408A EP 06793408 A EP06793408 A EP 06793408A EP 1932241 A2 EP1932241 A2 EP 1932241A2
Authority
EP
European Patent Office
Prior art keywords
decoding
vector
crc
iteration
demodulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP06793408A
Other languages
English (en)
French (fr)
Inventor
Jacques Eudes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thales SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thales SA filed Critical Thales SA
Publication of EP1932241A2 publication Critical patent/EP1932241A2/de
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957Turbo codes and decoding
    • H03M13/2975Judging correct decoding, e.g. iteration stopping criteria
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3707Adaptive decoding and hybrid decoding, e.g. decoding methods or techniques providing more than one decoding algorithm for one code
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3738Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with judging correct decoding
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3746Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with iterative decoding
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63Joint error correction and other techniques
    • H03M13/635Error control coding in combination with rate matching
    • H03M13/6362Error control coding in combination with rate matching by puncturing
    • H03M13/6368Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6508Flexibility, adaptability, parametrability and configurability of the implementation

Definitions

  • TDMA time divisional multiple access or when the latency should be low generally use short codes or medium long aforementioned (eg MPEG size).
  • turbo codes in the general sense of the term, including turbo codes or TPC Turbo Product Codes
  • SCCC International Concatenated Convolutional Code
  • SCCCC Parallel Concatenated convolutional convolutional code
  • LDPC abbreviation Anglo-Saxon low density parity check
  • the size of the code word limits the decoupling between the two dimensions. A smaller size also amplifies the statistical effect of a bad local encoding, which is less well compensated by the rest of the code.
  • concatenation methods for example LPCD and turbo code concatenations, are known from the prior art to reduce the error floor (error floor) of the turbo code, due to a free distance (in the sense of Hamming) too low.
  • Another possibility is not to reduce the coding rate of the internal code. Since the coding rate is smaller, the operating point (expressed in Eb / NO with Eb Energy per bit and NO noise spectral density and not bits coded by the external code) is not compensated by the gain of the external code. .
  • the invention relates to a method of improving iterative decoding of short codes within a demodulator, characterized in that it comprises at least the following steps: • Decode the metric vector of the bits considered at the output of the demodulator,
  • the value of the CRC is defined, for example, so that the overall encoding rate is not changed by inserting the CRC, by perforating it in the decoded code iteratively.
  • An existing CRC can be used, starting from the same initialization vector provided by the demodulator.
  • the second decoding is performed, for example, starting from an initialization vector different from the initialization vector supplied by the demodulator, when the corrective vector, representing the difference between the initial vector and the vector on which the new vector is attempted.
  • decoding is obtained by an anti-gradient of the last half-iterations.
  • the anti-gradient consists of a hollow matrix where only the N correct non-zero coefficients correspond to the least reliable decoded values during the last half-iteration, the penultimate (or the two last-to-last) half-iterations turbo code.
  • N_correct is typically 3/4 * d-free, where d_free is the distance of the code, and the coefficients of the matrix are each of opposite sign to the decoded value when the penultimate iteration.
  • the second decoding can be carried out starting from an initialization vector different from the initialization vector supplied by the demodulator, when the corrective vector representing the difference between the initial vector and the vector on which the new decoding is attempted is provided. by a low amplitude noise corresponding to a low temperature in a simulated annealing method.
  • noise is injected according to the steps described above on a reduced number of points at the input of the decoder.
  • This reduced number of points is of the order of the free distance of the code, and the points correspond to the least reliable values coming from the penultimate or the second last iteration.
  • the second super iteration is repeated, for example, for different bit positions.
  • the position of the inverted bit is taken a priori (as for a simulated annealing) or a posteriori thanks to the decoding of the first super-iteration (as for an inverse gradient).
  • the new successive input vectors therefore consist of the vector initially received, but in which a value was forced to bit 0 (thus to the minimum LLR) or bit 1, ie to the maximum metric.
  • the position of the inverted bit (with respect to the decoded value) during the different successive super-iterations is random or follows the order of increasing reliability, ie starting with the least reliable of the decoded bits.
  • the number of super iterations is greater than two and the starting point of the new super iteration consists, for example, of the initial point at the output of the demodulator, and a correction vector of size (number of non-zero coordinates) or of weight (Euclidean norm) variable depending on the iteration (typically increasing) or fixed.
  • the number of super iterations is greater than 2 and the starting point of the new super iteration is, for example, iteratively constituted, therefore, from the entry point of the previous superiteration, and a corrective vector of fixed size or weight. or not.
  • the number of super-iterations is limited by a maximum fixed a priori. Super iterations stop as soon as the CRC found matches.
  • FIG. 1 the implementation diagram of the invention, indicating the added blocks: CRC (2), CRC check (8) and feedback function (6) and the action point of the decision feedback used by the invention,
  • FIG. 2 shows the gain of the invention in the case of an ATM cell (asynchronous transfer mode)
  • Figure 3 shows the gain of the invention in the case of an ATM cell.
  • the basic idea of the method according to the invention is notably to use a CRC control code adapted to indicate, in particular at the end of decoding, that the result obtained must be considered as valid. , Exact CRC, or on the contrary that the decoded result can not be in accordance with the message sent.
  • the decoder restarts a decoding since the first iteration, but by modifying the initial information received from the demodulator.
  • FIG. 1 shows in solid lines the steps and the means implemented by the invention in the case where the decoding method already includes a CRC. In dotted lines, means for introducing a CRC at the encoder is shown.
  • the source 1 transmits signals composed of bits which are encoded by an iterative coder 3.
  • the coded bits are then transmitted to a modulator 4.
  • the modulated bits pass through a propagation channel and are received by a receiver 5,6,7 8.
  • the receiver comprises, for example, a demodulator 5 receiving the signal from the propagation channel.
  • the demodulated signals are then transmitted to a super-iterative decoder 6,7,8 having the characteristics of the invention and comprising in particular an anti-gradient device 6, an iterative decoder 7 and a CRC control device 8.
  • the function of the controller 8 is notably to control the value of the CRC control code present in the signal at a predetermined value.
  • the decoding function is particularly suitable for:
  • the decoder is particularly suitable for detecting the end of code convergence.
  • Various criteria known to those skilled in the art can be used.
  • the decoding convergence criterion of a TPC is extremely simple, since the decoding can stop as soon as the word corresponding to the output (raw soft output) of a half-iteration is a code word for the other iteration. Methods exist in the same way for the other iterative decoding codes.
  • the information entered in the CRC is, for example, a binary value, acceptable message or incorrectly decoded message.
  • the method according to the invention implements in particular the following steps:
  • the metric vector of the bits considered at the output of the demodulator is decoded
  • the super decoder transmits the decoded word to the recipient
  • the super-decoder modifies the iterative decoding parameters of the initial message received from the demodulator and executes at least one new step of iterative decoding with these new parameters.
  • the modification of the decoding parameters can then be a modification of the speed of convergence, a modification of the computing power, a modification of the inputs of the decoder as detailed in the following.
  • the method comprises a step where this intrinsic verifier is added and the aforementioned decoding steps are then performed.
  • a CRC is added adapted to detect a false decoding and to restart a second iterative decoding, when the overall coding rate is decreased by the insertion of the CRC, the decoded code iteratively maintaining its coding rate.
  • the added CRC is for example adapted to restart a second iterative decoding, when the overall coding rate is not changed by the insertion of the CRC, thanks to a perforation, that is to say the arbitrary deletion of certain coded bits, the more often uniformly distributed in the coded message) performed in the decoded code, and the decoder is informed by sending for the perforated bit a value corresponding to "no information a priori", most often the LLR (Log Likelihood Ratio) null).
  • the method comprises, for example, an existing CRC adapted to restart a second iterative decoding, starting from the same initialization vector (ie the weighted values provided by the demodulator) provided by the demodulator, with a more expensive decoding process, but closer to optimal.
  • an existing CRC adapted to restart a second iterative decoding, starting from the same initialization vector (ie the weighted values provided by the demodulator) provided by the demodulator, with a more expensive decoding process, but closer to optimal.
  • the method uses an already existing CRC to decide to restart a second iterative decoding, starting from the same initialization vector provided by the, but with a slower convergence decoding method using coefficients weights of the extrinsic metric weaker than during the first decoding.
  • This second decoding can also use more iterations than the first attempt.
  • Conventional iterative decoding provided by the conventional decoder has several iterations.
  • the "decoder 7" provides the "CRC comparator 8" with the decoded information.
  • the CRC comparator then chooses to validate the result proposed by the decoder, or chooses to ask the "inverse gradient operator 6" a new starting point for a new decoding of the code word to be decoded. This new decoding will then take several iterations.
  • the second decoding is executed starting from an initialization vector different from the initialization vector supplied by the demodulator.
  • the corrective vector representing the difference between the initial vector and the vector on which the new decoding is attempted, is provided by a noise of low amplitude (low temperature) according to a simulated annealing method.
  • the second decoding can be executed starting from an initialization vector different from the initialization vector supplied by the demodulator, when the corrective vector representing the difference between the initial vector and the vector on which is attempted the new decoding is provided by the anti-gradient of the last half iterations.
  • the anti-gradient consists of a hollow matrix where only the N_correct non-zero coefficients correspond to the least reliable decoded values during the last half-iteration, the penultimate (or the two before the last) half-iteration of the turbo code.
  • N_correct is typically% * d- free, where djree is the distance of the code, and the matrix coefficients are each of opposite sign to the decoded value during the penultimate iteration
  • the number of non-zero values retained in this anti-gradient is typically of the order of three quarters of the free code distance without this value being an obligation.
  • the absolute value of non-zero points anti-gradient is typically equal to half of the average metric. Their sign is the opposite of the decision corresponding to the decoding.
  • the second decoding is a combination of the two preceding methods, when the corrective vector representing the difference between the initial vector and the vector on which the new decoding is attempted is zero on the points having a metric. decoded, and a random noise (eg Gaussian) on the points corresponding to a poorer convergence, characterized by a weak decoded metric.
  • a random noise eg Gaussian
  • the second decoding is executed starting from an initialization vector different from the initialization vector supplied by the demodulator, when the corrective vector, representing the difference between the initial vector and the vector on which it is attempted.
  • the new decoding is provided by a low amplitude noise corresponding to a low temperature in a simulated annealing method.
  • the second decoding noise is injected as described above, on a reduced number of points at the input of the decoder.
  • This reduced number of points is of the order of the free distance of the code, and the points correspond to the least reliable values coming from the penultimate or the second last iteration.
  • the second decoding is for example of multi hypothesis type and consists in forcing a decoded bit to a given value, corresponding for example to the inverse of the value found by the decoding the first super iteration; the corrective vector then corresponds to a hard decision, and forces the metric (LLR) of the considered bit to the maximum value corresponding to an extremely safe bit.
  • the second super iteration is repeated for different bit positions. The position of the inverted bit is taken a priori (as for a simulated annealing) or a posteriori thanks to the decoding of the first super-iteration (as for a gradient reverse).
  • the new successive input vectors therefore consist of the vector initially received, but in which a value has been forced to bit 0 (thus to the minimum LLR) or bit 1, ie to the maximum metric.
  • bit 0 thus to the minimum LLR
  • bit 1 ie to the maximum metric.
  • the position of the inverted bit (with respect to the decoded value) during the different successive super-iterations is random or follows the order of increasing reliability, ie starting with the least reliable of the decoded bits.
  • the number of super iterations can be greater than two and the starting point of the new super iteration consisting of the initial point at the output of the demodulator, and a correction vector of size (number of non-zero coordinates) or weight (Euclidean norm ) variable depending on the iteration (typically increasing) or fixed.
  • the number of super iterations is for example greater than 2 and the starting point of the new super iteration consists, iteratively so, of the entry point of the previous superiteration, and of a correction vector of fixed size or weight or no.
  • the number of super-iterations is limited by a fixed maximum. Super iterations stop as soon as the CRC found matches.
  • Figures 2 and 3 express the gain from a theoretical point of view; gain in BER (bit error rate) for a given signal-to-noise ratio.
  • the first component of the terminal of the union is therefore substantially:
  • the initial product code is shortened by one line.
  • the new encoder adds 10 bits of CRC (for example). It should not add stuffing bits.
  • the product code is 992 bits out of which no stuffing bit.
  • the new encoder thus perforates 10 coded bits at specific positions. These positions are not the subject of the process.
  • a practical example is given on a small code, consisting of 96 bits of data, 4 CRC bits, and protected by a parity-extended BCH (H) on the rows and columns and a shortcut of a row and a column.
  • the code rate without CRC is 96/221.
  • the code with CRC is therefore perforated with 4 bits.
  • the input matrix is therefore the following, considering that the initial information is uniformly zero.
  • the redundancy is in italics, the CRC is in bold, and the 4 punched positions are marked ?? , and correspond to a null metric.
  • the output of the decoder is more likely than the initial message: it is verified that the sums of the metric products times decision (Log Likelihood Ratio) for the decoding corresponding to the initial message (all zero) is lower than that of the decoded message.
  • the decoding then converges to the value of the initial message.
  • the CRC is then obviously checked.

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
EP06793408A 2005-09-09 2006-09-11 Verfahren zum verbessern der iterativen decodierung von codes Withdrawn EP1932241A2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0509220A FR2890806B1 (fr) 2005-09-09 2005-09-09 Procede d'amelioration de decodage iteratif de codes
PCT/EP2006/066227 WO2007028834A2 (fr) 2005-09-09 2006-09-11 Procede d'amelioration de decodage iteratif de codes

Publications (1)

Publication Number Publication Date
EP1932241A2 true EP1932241A2 (de) 2008-06-18

Family

ID=36128608

Family Applications (1)

Application Number Title Priority Date Filing Date
EP06793408A Withdrawn EP1932241A2 (de) 2005-09-09 2006-09-11 Verfahren zum verbessern der iterativen decodierung von codes

Country Status (4)

Country Link
US (1) US8332717B2 (de)
EP (1) EP1932241A2 (de)
FR (1) FR2890806B1 (de)
WO (1) WO2007028834A2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7904793B2 (en) * 2007-03-29 2011-03-08 Sandisk Corporation Method for decoding data in non-volatile storage using reliability metrics based on multiple reads
US7971127B2 (en) * 2007-03-31 2011-06-28 Sandisk Technologies Inc. Guided simulated annealing in non-volatile memory error correction control
US7966546B2 (en) * 2007-03-31 2011-06-21 Sandisk Technologies Inc. Non-volatile memory with soft bit data transmission for error correction control
US7975209B2 (en) * 2007-03-31 2011-07-05 Sandisk Technologies Inc. Non-volatile memory with guided simulated annealing error correction control
US7966550B2 (en) * 2007-03-31 2011-06-21 Sandisk Technologies Inc. Soft bit data transmission for error correction control in non-volatile memory
US20090077457A1 (en) * 2007-09-19 2009-03-19 Rajaram Ramesh Iterative decoding of blocks with cyclic redundancy checks
FR2938141B1 (fr) * 2008-11-04 2010-11-19 Thales Sa Procede d'amelioration d'acquisition d'un ensemble de donnees emises de facon repetitive en environnement difficile
US10304550B1 (en) 2017-11-29 2019-05-28 Sandisk Technologies Llc Sense amplifier with negative threshold sensing for non-volatile memory
US11695431B2 (en) * 2018-10-24 2023-07-04 Star Ally International Limited LPWAN communication protocol design with turbo codes
US10643695B1 (en) 2019-01-10 2020-05-05 Sandisk Technologies Llc Concurrent multi-state program verify for non-volatile memory
US11024392B1 (en) 2019-12-23 2021-06-01 Sandisk Technologies Llc Sense amplifier for bidirectional sensing of memory cells of a non-volatile memory
US11082069B1 (en) * 2020-04-08 2021-08-03 Kioxia Corporation Decoding scheme for error correction code structure in data storage devices

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6094465A (en) * 1997-03-21 2000-07-25 Qualcomm Incorporated Method and apparatus for performing decoding of CRC outer concatenated codes
JP3239795B2 (ja) * 1997-04-23 2001-12-17 三菱電機株式会社 誤り訂正復号装置および誤り訂正復号方式
US6848069B1 (en) * 1999-08-10 2005-01-25 Intel Corporation Iterative decoding process
EP1179934A1 (de) * 2000-08-11 2002-02-13 Mitsubishi Electric Information Technology Centre Europe B.V. Adaptive Turbo-Entzerrung
US7218789B2 (en) * 2000-12-01 2007-05-15 Lizardtech, Inc. Method for lossless encoding of image data by approximating linear transforms and preserving selected properties for image processing
DE50105116D1 (de) * 2001-04-09 2005-02-24 Alcatel Sa Verfahren und Vorrichtung zur adaptiven Turbo Dekodierung mehrerer Funkkanäle unter Bestimmung eines CRC am Ende jeder Iteration
US20030101402A1 (en) * 2001-10-25 2003-05-29 Cute Ltd. Hard-output iterative decoder
US7139959B2 (en) * 2003-03-24 2006-11-21 Texas Instruments Incorporated Layered low density parity check decoding for digital communications
TWI350066B (en) * 2003-04-17 2011-10-01 Icera Inc Apparatus and method for turbo decoder termination
GB2407945B (en) * 2003-10-25 2006-04-19 Andrew John Rogers Cyclic redundancy check for error correcting codes with minimal code rate loss
US7418308B2 (en) * 2003-10-31 2008-08-26 Corning Incorporated Method of optimizing glass strain
KR20050118056A (ko) * 2004-05-12 2005-12-15 삼성전자주식회사 다양한 부호율을 갖는 Block LDPC 부호를 이용한이동 통신 시스템에서의 채널부호화 복호화 방법 및 장치

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2007028834A2 *

Also Published As

Publication number Publication date
US20080301523A1 (en) 2008-12-04
WO2007028834A3 (fr) 2007-05-18
FR2890806B1 (fr) 2008-02-22
FR2890806A1 (fr) 2007-03-16
WO2007028834A2 (fr) 2007-03-15
US8332717B2 (en) 2012-12-11

Similar Documents

Publication Publication Date Title
EP1932241A2 (de) Verfahren zum verbessern der iterativen decodierung von codes
EP0802656B1 (de) Verfahren zur Kanalschätzung und entsprechender Empfänger
EP0891656B1 (de) Verfahren und vorrichtung zur faltungskodierung und -dekodierung von datenblöcken
EP2806565B1 (de) Decodierverfahren eines Korrekturcodes, beispielsweise eines Turbo-Codes, durch Analyse des ausgedehnten Spektrums der Codewörter
EP3443678B1 (de) Verfahren zur dekodierung eines polarcodes mit umkehrung von bits mit niedriger zuverlässigkeit
EP0848501B1 (de) System und Verfahren zur digitalen Übertragung mit einem Produktkode kombiniert mit multidimensionaler Modulation
EP0827285A1 (de) Informationsbits-Übertragungsverfahren mit Fehlerkorrektur-Kodierung, Kodier- und Dekodiervorrichtung dafür
WO1996024999A1 (fr) Dispositif de reception de signaux numeriques a structure iterative, module et procede correspondants
FR2905209A1 (fr) Procede et dispositif de decodage de blocs encodes avec un code ldpc
FR2804260A1 (fr) Procede de transmission numerique de type a codage correcteur d'erreurs
EP0995272A1 (de) Iterative dekodierung von produktkoden
FR2849514A1 (fr) Code de geometrie algebrique adapte aux erreurs en rafale
EP0848524A1 (de) Punktierte, trelliskodierte QAM, mit iterativer Dekodierung
EP1959572B1 (de) Message-Passing-Dekodierverfahren mit forcierter Konvergenz
EP1946557A1 (de) Verfahren zum empfangen von rahmen eines digitalen datenstroms
EP0594505A1 (de) Verfahren zur hierarchischen Kodierung/Dekodierung eines digitalen Signals, und entsprechendes System zur Anwendung bei digitalem Fernsehen
EP1128589A1 (de) Abbruchkriterium für einen Turbodekoder
EP2833555B1 (de) Verbessertes Verfahren zur Decodierung eines Korrekturcodes mit Message Passing, insbesondere für die Decodierung von Low-Density-Parity-Check-Codes oder Turbo-Codes
EP0774840B1 (de) Informationsbitfolgeübertragungsverfahren mit selektivem Schutz gegen Übertragungsfehler sowie Übertragungsverfahren damit
WO2010112606A2 (fr) Procédé et dispositif de modulation mettant en oeuvre une modulation différentielle, procédé et dispositif de démodulation, signal et produits programme d'ordinateur correspondants
EP3311495B1 (de) Interleaver design für turbo kodes in abhängigkeit des punktierungsmusters
FR2972878A1 (fr) Procede d'encodage correcteur d'erreur, procede de decodage et dispositifs associes.
WO2006108768A1 (fr) Procédé et dispositif de décodage d'un code à longueur variable prenant en compte une information de probabilité a priori
EP3039805A1 (de) Kartendecodierungsverfahren unter verwendung erweiterter punktanordnung
EP2722992B1 (de) Kodierungsmethode für Kanal mit quasi-periodischem Signalschwund

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20080320

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

17Q First examination report despatched

Effective date: 20110210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20110621