EP1854007A2 - Method, operating system, and computing device for processing a computer program - Google Patents
Method, operating system, and computing device for processing a computer programInfo
- Publication number
- EP1854007A2 EP1854007A2 EP05777777A EP05777777A EP1854007A2 EP 1854007 A2 EP1854007 A2 EP 1854007A2 EP 05777777 A EP05777777 A EP 05777777A EP 05777777 A EP05777777 A EP 05777777A EP 1854007 A2 EP1854007 A2 EP 1854007A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- error
- computing device
- program
- computer program
- execution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1438—Restarting or rejuvenating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1479—Generic software techniques for error detection or fault masking
Definitions
- the present invention relates to a method for processing a computer program on a computing device, in particular on a microprocessor.
- the computer program includes several program objects.
- errors are detected during the execution of the computer program on the computing device.
- the invention also relates to an operating system that is executable on a computing device, in particular on a microprocessor.
- the present invention also relates to a computing device for processing a computer program comprising a plurality of program objects.
- the computing device includes an error detection mechanism for detecting an error during execution of the computer program on the computing device.
- transient errors are only temporary and usually disappear after some time. In the case of transient errors, only individual bits are wrong without the computing device per se being permanently damaged. Transient faults can have different causes, such as electromagnetic influences, alpha particles or neutrons.
- Controller Area Network it is known to resend the erroneously transmitted data when detecting an error.
- an error counter in communication systems, which is increased upon detection of an error, is lowered on correct transmission, and prevents transmission of data as soon as it exceeds a certain value.
- an error treatment is essentially only for permanent errors.
- a consideration of transient errors is limited to the incrementing and possibly decrementing of an error counter. This is stored in a memory and can off-line, that is, for example, as a motor vehicle control unit trained computing device during a
- Error handling by means of an error counter therefore on the one hand does not allow any error handling within a short error tolerance time required in particular for security-relevant systems and on the other hand also no constructive error treatment in the sense that the computer program is again processed properly within the fault tolerance time.
- the computer program is switched to an emergency mode after exceeding a certain value of the error counter.
- the replacement values determined in this way are used for the further calculation.
- the substitute values can be modeled based on other quantities.
- the results calculated with the faulty part of the computer program can be rejected as faulty and replaced by standard values for further calculation intended for run-flat operation.
- the known methods for handling a transient error of a computer program running on a computing device thus do not allow a systematic, constructive handling of the transient nature of most errors.
- Processing a computer program on a computing device may not respond appropriately.
- the present invention is based on the object, in the event of transient errors when working a computer program in a computer system to treat this constructive so that the full functionality and reliability of the computer system is restored within the shortest possible fault tolerance time.
- the program object that is restarted does not have to be completely executed when the error was detected.
- such program objects can also be restarted when an error occurs that has not yet been fully processed at the time of error detection, but whose execution has probably already begun.
- at least one operating system object is executed again when a transient or a permanent error occurs.
- the advantages over the Micro RoIlBack are, in particular, that the repetition of a program object can be realized with very little hardware support. At the most, additional storage space is required to store some information required for the re-execution of the program object (e.g., program object input variables).
- the actual administration of the method according to the invention can be carried out by the operating system of the computing device. That is, the inventive method can be realized with conventional, commercially available processors, without the need for additional hardware. Of course, it is also possible to realize the inventive method with hardware support.
- the error detection itself can be done by any method. Conceivable is the use of any type of error detection mechanism, the error during the Processing of the computer program (so-called concurrent checking) can detect. For example, in a dual-core architecture, the whole core of the computer is twofold. If the computer cores are operated in a lockstep mode, it can be compared for each instruction as to whether both computer cores provide the same results. A difference in the results can then certainly conclude an error.
- This error detection mechanism thus detects errors in the processing of the program objects in real time. The same applies to error-detecting codes that are used throughout the processor architecture, or for duplicate subcomponents of the computing device. All of these error detection mechanisms have in common that they discover transient errors very quickly
- an error handling mechanism that repeats the program object may be initiated. If at the renewed
- the program objects are designed as runtime objects of the computer program (referred to below as tasks) and at least one task is executed again when a fault is detected.
- a task is a typical OS-level object. The repetition of a task can be realized with minimal effort, if desired even purely software controlled.
- a program object executed at the time of the detection of the error is restarted.
- program objects can also be started and executed again, which were already completely processed at the time the error was detected.
- At least one defined state of the program objects is generated and stored during the execution of the program objects, in particular at the beginning of the execution of the program objects. This can be done, for example, by storing the values of all variables relevant to the state of the program object.
- a redundant additional computing device be used for the computing device on which the computer program with the several program objects is executed.
- the inventive method in a motor vehicle in particular in a Motor vehicle control unit, used to ensure safe and reliable processing of the computer program despite unavoidable transient error when processing a computer program. This is especially for the execution of tax and / or
- a permanent error be inferred if the same error occurs again in the re-execution of the at least one program object. It is also conceivable that a permanent error is only concluded when the error still occurs after a predefinable number of repetitions of the program object. In this case, even then a transient error is concluded even if it does not disappear after a third or later repetition of the program object.
- important program objects can be repeated, for example, 3 times instead of only 2 times.
- the number of repetitions of the at least one program object is limited to a predefinable value. This prevents the same program object from being repeated any number of times in the event of a permanent error.
- the restriction of the number of repetitions of the at least one program object can be done, for example, by means of a counter or via time limits.
- the number of repetitions of the at least one program object be dynamically limited to a predefinable value.
- the number of repetitions of the at least one program object is dynamically limited to a predefinable value as a function of a remaining time remaining for a scheduling. In this way, for example, a first task and a second task can go through, while a third task can be repeated several times.
- the values of the variables necessary for executing the program object or defining the state of the program object be stored during the execution of the computer program prior to the execution of a program object. According to this embodiment, therefore, the sizes of all program objects are stored.
- a plurality of return points be created for a program object.
- an error occurs, not the entire program object, but only a part of the program object has to be executed again. If an error occurs, it simply jumps to the previous return point up to which the execution of the program object was error-free. For example, in the case of error-free execution of the program object up to the nth return point, an error between this and the (n + l) -th return point can be jumped back to the nth return point. The program object is then processed again from the nth return point. This saves time.
- at least one defined state is generated and stored during execution of the program object.
- the operating system is executable on a computing device, in particular on a microprocessor, and for the execution of the inventive Procedure programmed when it runs on the calculator.
- the invention is realized by the operating system, so that this operating system in the same way represents the invention as the method, the execution of which the operating system is suitable.
- the operating system is preferably stored on a memory element and is transmitted to the computing device for processing.
- an arbitrary data carrier or an electrical storage medium can be used as the storage element, for example a random access memory (RAM), a read-only memory (ROM) or a flash memory.
- the computing device has an error handling mechanism which causes a re-execution of at least one program object upon detection of an error by the error detection mechanism.
- the error handling mechanism has a trigger logic which, when a fault is detected, restarts the at least one program object.
- a real-time operating system for example OSEK time
- the computing device comprises a microprocessor.
- Fig. 1 is a flowchart of an inventive
- Fig. 2 shows an inventive computing device according to its preferred embodiment in a schematic representation.
- the present invention relates to a method for processing a computer program on a computing device, in particular on a microprocessor.
- the computer program comprises a plurality of program objects, which are preferably designed as tasks.
- errors are detected during the execution of the computer program on the computing device.
- the detected errors can be transient (ie transient) or permanent.
- the transient errors can occur during the execution of a computer program on a computing device. Since the structures on the semiconductor devices (so-called chips) the computing devices are getting smaller, the clock rate of the signals but always larger and the voltages of the signals are getting lower and lower, occur during the processing of a computer program on a computing device more frequently transient errors. In contrast to permanent errors, they only appear temporarily and usually disappear after some time. In the case of transient errors, only individual bits are wrong without the computing device per se being permanently damaged. Transient faults can have different causes, such as electromagnetic influences, alpha particles or neutrons.
- the method according to the invention allows treatment of a transient error of one on one Calculator running computer program with a systematic, constructive approach to the transient nature of most errors.
- the existence of further tasks does not affect the basic process, so there is no need to consider it.
- a task is handled according to the flow shown in FIG. 1, according to the invention, therefore, a plurality of tasks can also be handled.
- a parallel error detection mechanism so-called concurrent checking. This can not be represented in a flow chart, but is inserted at the corresponding position as a serial block.
- the inventive method begins in a function block 1.
- the function block 1 is started with the execution of the task on the computing device; the task is called.
- a function block 2 a return point is generated.
- safe relevant task input variables that are sufficient to put the task into a defined state for a restart and to restart the task are stored in a memory element of the computing device.
- all input variables of the task are stored.
- Function block 3 then the task is processed further.
- the processing can be done either to another return point or to the end of the task.
- an error detection mechanism is executed.
- the error detection can be done by any method.
- the errors are detected during the processing of the computer program (so-called concurrent checking). For example, in a so-called dual-core architecture, the whole core of the computer is twofold. If the computer cores in a so-called Lockstep mode can be compared for each instruction whether both computer cores provide the same results. A difference in the results can then certainly conclude an error.
- Such an error detection mechanism thus detects errors in the processing of the task in real time. The same applies to error-detecting codes that are used in the
- Processor architecture can be used consistently or for duplicate subcomponents of the computing device.
- error detection mechanisms are used which detect transient errors very quickly and provide an error signal when an error has been detected.
- a branch is made to another query block 7, where the current value of an error counter logic is checked. If the error counter has not fallen below a predefinable counter reading (with a decrementing error counter) or exceeded (with an incrementing error counter), the task may have occurred during the execution of which the error has occurred, or may have a specific number of tasks that occurred before the error occurred of the error have been executed again. If it is possible to restart the execution of the task, a branch is made in a function block 8 in which the status of the error counter logic is updated with the information that another error has occurred
- Function block 5 branches, where the task to be repeated partially, that is, for example, from an already processed return point, or as a whole, that is, the task is started again from the beginning, is again processed.
- a branch is made to a function block 12 where, according to the current task status, a further return point is generated by defining and storing safe relevant task input variables which are sufficient to restart the task. From there, it is then branched again to the function block 3, where the task to be repeated is restarted and executed again either partially or as a whole.
- a branch is made to a function block 10.
- This task-dependent repeat value can be specified either individually for different tasks or individually for each task. In this way, it is possible, for example, for particularly important tasks to be repeated several times before a permanent one Error is reported. If the task-dependent repeat value is specified as 1, the task is repeated only once before a permanent error is detected. If the task-dependent repeat value is set to 2 or 3, the task is repeated 2 or 3 times before a permanent error is detected. In this case, the task has a longer time, or more runs, until the transient error no longer occurs. In the function block 10, a permanent error is detected and a corresponding one
- This measure may be, for example, to convert the computer program into a limp home or initially do nothing and then terminate the flow of the computer program.
- the method according to the invention does not necessarily have to include all the function and query blocks illustrated in FIG. 1 and explained above. Thus, for example, can be dispensed with the blocks 7 to 9, which the
- Affect error counter logic Upon detection of an error, the task (s) to be restarted and executed would be repeated until the error no longer occurs. A permanent error would not be detected, so that function block 10 could be omitted. Alternatively, the task-dependent repeat value can be specified as 1, so that the function blocks 8 and 9 for updating the error counter could be omitted. Finally, it would also be possible to dispense with blocks 11 and 12 if only a single task with a single return point is executed.
- FIG. 2 shows a computing device according to the invention for executing a computer program according to its preferred embodiment.
- the computing device is in its Entity designated by the reference numeral 20.
- the computing device comprises a memory element 21, which is designed, for example, as an electronic memory, in particular as a flash memory.
- the computing device 20 includes a microprocessor 22, on which a computer program can be processed.
- the computer program is stored on the electronic storage medium 21 and designated by the reference numeral 23.
- the computer program is transmitted either as a whole or in sections, for example by command, via a data link 24 to the microprocessor 22.
- the data connection 24 can be designed as one or more data lines or as a bus system for data transmission.
- an operating system is also stored that is at least partially transferred from the memory 21 to the microprocessor 22 and executed there when the computing device 20 is started up.
- the operating system is designated by the reference numeral 25. It has the task of controlling the processing of the computer program 23 to the microprocessor 22 and to the computing device 20 connected peripherals and manage.
- the operating system 25 is designed in a special way so that it is programmed to carry out the method according to the invention and carries out the method according to the invention when it runs on the microprocessor 22.
- the operating system 25 includes access to a fault detection mechanism for detecting a
- the operating system 25 includes an error handling mechanism that re-executes upon detection of an error at least one program object (a task) of the computer program 23 causes.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Retry When Errors Occur (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004037713A DE102004037713A1 (en) | 2004-08-04 | 2004-08-04 | Method, operating system and computing device for executing a computer program |
PCT/EP2005/053621 WO2006015945A2 (en) | 2004-08-04 | 2005-07-25 | Method, operating system, and computing device for processing a computer program |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1854007A2 true EP1854007A2 (en) | 2007-11-14 |
Family
ID=35395722
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05777777A Ceased EP1854007A2 (en) | 2004-08-04 | 2005-07-25 | Method, operating system, and computing device for processing a computer program |
Country Status (8)
Country | Link |
---|---|
US (1) | US7890800B2 (en) |
EP (1) | EP1854007A2 (en) |
JP (1) | JP4728334B2 (en) |
CN (1) | CN1993679B (en) |
BR (1) | BRPI0513229A (en) |
DE (1) | DE102004037713A1 (en) |
RU (1) | RU2431182C2 (en) |
WO (1) | WO2006015945A2 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004051967A1 (en) | 2004-10-25 | 2006-04-27 | Robert Bosch Gmbh | Method, operating system and computing device for executing a computer program |
DE102005037247A1 (en) * | 2005-08-08 | 2007-02-15 | Robert Bosch Gmbh | Method and device for controlling a memory access in a computer system having at least two execution units |
US8205113B2 (en) * | 2009-07-14 | 2012-06-19 | Ab Initio Technology Llc | Fault tolerant batch processing |
CN102279787B (en) * | 2010-06-08 | 2015-06-17 | 腾讯科技(深圳)有限公司 | Method and device for testing average fault-free time |
EP2657797B1 (en) * | 2012-04-27 | 2017-01-18 | Siemens Aktiengesellschaft | Method for operating a redundant automation system |
RU2521265C2 (en) * | 2012-09-28 | 2014-06-27 | Закрытое акционерное общество "Лаборатория Касперского" | System and method for automatic processing of software system errors |
RU2543960C1 (en) * | 2013-08-29 | 2015-03-10 | Открытое акционерное общество "Концерн "Системпром" | Method of determining vulnerable functions in automated web application vulnerability scanning |
US10235232B2 (en) | 2014-02-10 | 2019-03-19 | Via Alliance Semiconductor Co., Ltd | Processor with approximate computing execution unit that includes an approximation control register having an approximation mode flag, an approximation amount, and an error threshold, where the approximation control register is writable by an instruction set instruction |
US9389863B2 (en) | 2014-02-10 | 2016-07-12 | Via Alliance Semiconductor Co., Ltd. | Processor that performs approximate computing instructions |
US9588845B2 (en) * | 2014-02-10 | 2017-03-07 | Via Alliance Semiconductor Co., Ltd. | Processor that recovers from excessive approximate computing error |
US9990245B2 (en) * | 2015-11-25 | 2018-06-05 | Stmicroelectronics S.R.L. | Electronic device having fault monitoring for a memory and associated methods |
GB2604089B (en) * | 2020-11-27 | 2024-05-08 | Advanced Risc Mach Ltd | Data processing systems |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2602891B1 (en) * | 1986-08-18 | 1990-12-07 | Nec Corp | ERROR CORRECTION SYSTEM OF A MULTIPROCESSOR SYSTEM FOR CORRECTING AN ERROR IN A PROCESSOR BY PUTTING THE PROCESSOR INTO CONTROL CONDITION AFTER COMPLETION OF THE MICROPROGRAM RESTART FROM A RESUMPTION POINT |
JP2674764B2 (en) | 1987-10-17 | 1997-11-12 | 日本電気株式会社 | Redundant switching network |
JP2679575B2 (en) * | 1993-06-21 | 1997-11-19 | 日本電気株式会社 | I / O channel fault handling system |
JP2685712B2 (en) * | 1994-03-30 | 1997-12-03 | 株式会社サンポウロック | Handle lock |
US6105148A (en) * | 1995-06-16 | 2000-08-15 | Lucent Technologies Inc. | Persistent state checkpoint and restoration systems |
JP3258228B2 (en) * | 1996-03-15 | 2002-02-18 | 株式会社東芝 | Checkpoint generation method |
JP3490256B2 (en) * | 1997-06-12 | 2004-01-26 | 三菱電機株式会社 | Agent method |
US6625756B1 (en) * | 1997-12-19 | 2003-09-23 | Intel Corporation | Replay mechanism for soft error recovery |
FR2784475B1 (en) * | 1998-10-12 | 2000-12-29 | Centre Nat Etd Spatiales | METHOD FOR PROCESSING AN ELECTRONIC SYSTEM SUBJECT TO TRANSIENT ERROR CONSTRAINTS |
US6366980B1 (en) * | 1999-06-04 | 2002-04-02 | Seagate Technology Llc | Disc drive for achieving improved audio and visual data transfer |
US6584581B1 (en) * | 1999-12-06 | 2003-06-24 | Ab Initio Software Corporation | Continuous flow checkpointing data processing |
JP2001357637A (en) | 2000-06-14 | 2001-12-26 | Sony Corp | Information reproducing device, information processing method and information recording medium |
US6542844B1 (en) * | 2000-08-02 | 2003-04-01 | International Business Machines Corporation | Method and apparatus for tracing hardware states using dynamically reconfigurable test circuits |
US7412520B2 (en) * | 2001-06-07 | 2008-08-12 | Intel Corporation | Systems and methods for recoverable workflow |
US20030088807A1 (en) * | 2001-11-07 | 2003-05-08 | Mathiske Bernd J.W. | Method and apparatus for facilitating checkpointing of an application through an interceptor library |
CA2365427A1 (en) * | 2001-12-19 | 2003-06-19 | Ibm Canada Limited-Ibm Canada Limitee | Internal product fault monitoring apparatus and method |
US7206964B2 (en) * | 2002-08-30 | 2007-04-17 | Availigent, Inc. | Consistent asynchronous checkpointing of multithreaded application programs based on semi-active or passive replication |
US7543001B2 (en) * | 2004-06-17 | 2009-06-02 | International Business Machines Corporation | Storing object recovery information within the object |
US7634687B2 (en) * | 2005-01-13 | 2009-12-15 | Microsoft Corporation | Checkpoint restart system and method |
US7516361B2 (en) * | 2005-06-27 | 2009-04-07 | Sun Microsystems, Inc. | Method for automatic checkpoint of system and application software |
-
2004
- 2004-08-04 DE DE102004037713A patent/DE102004037713A1/en not_active Withdrawn
-
2005
- 2005-07-25 US US11/659,307 patent/US7890800B2/en not_active Expired - Fee Related
- 2005-07-25 EP EP05777777A patent/EP1854007A2/en not_active Ceased
- 2005-07-25 RU RU2007106437/08A patent/RU2431182C2/en not_active IP Right Cessation
- 2005-07-25 CN CN2005800262785A patent/CN1993679B/en not_active Expired - Fee Related
- 2005-07-25 WO PCT/EP2005/053621 patent/WO2006015945A2/en active Application Filing
- 2005-07-25 JP JP2007524328A patent/JP4728334B2/en not_active Expired - Fee Related
- 2005-07-25 BR BRPI0513229-0A patent/BRPI0513229A/en not_active Application Discontinuation
Non-Patent Citations (1)
Title |
---|
See references of WO2006015945A2 * |
Also Published As
Publication number | Publication date |
---|---|
RU2431182C2 (en) | 2011-10-10 |
JP4728334B2 (en) | 2011-07-20 |
WO2006015945A2 (en) | 2006-02-16 |
WO2006015945A3 (en) | 2006-06-08 |
DE102004037713A1 (en) | 2006-03-16 |
BRPI0513229A (en) | 2008-04-29 |
US20090217090A1 (en) | 2009-08-27 |
CN1993679B (en) | 2010-05-26 |
RU2007106437A (en) | 2008-09-10 |
US7890800B2 (en) | 2011-02-15 |
JP2008508626A (en) | 2008-03-21 |
CN1993679A (en) | 2007-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1854007A2 (en) | Method, operating system, and computing device for processing a computer program | |
EP1917592B1 (en) | Computer system with at least two execution units and a comparison unit and method for controlling the same | |
EP1810139B1 (en) | Method, operating system and computing element for running a computer program | |
DE102014002473A1 (en) | SYSTEM AND METHOD FOR INCREASING THE LOCKSTEP CORE AVAILABILITY | |
DE102012109614A1 (en) | Troubleshooting stack corruption in embedded software systems | |
DE10049441A1 (en) | Process for operating a system controlled by a processor | |
WO2006032617A1 (en) | Method for running a computer program on a computer system | |
WO2012007266A1 (en) | Method for monitoring a data memory | |
EP2085883A1 (en) | Method of treating transient errors in real time systems, especially the control units of motor vehicles | |
DE102008024193A1 (en) | Data or signals processing method for brake booster in motor vehicle, involves applying set of functional units to data or signals, programming and/or configuring of one of functional units and programming and/or configuring of matrix | |
EP1812853B1 (en) | Method, operating system and computing element for running a computer program | |
EP1359485B1 (en) | Control and monitoring system | |
DE102013021231A1 (en) | Method for operating an assistance system of a vehicle and vehicle control unit | |
DE102013202961A1 (en) | Method for monitoring stack memory in operating system of control unit of motor vehicle, involves carrying out predefined action if characteristic parameters of stack memory before and after execution of program codes are not identical | |
DE102005061394A1 (en) | Processor system e.g. control device, for controlling motor vehicle, has parity generator starting error handling routines in case of detection of bit errors, where routines are released to change different subsets of sets of variables | |
EP1774417B1 (en) | Method and device for monitoring the running of a control program on an arithmetic processing unit | |
DE102009000874A1 (en) | Method for improving analyzability of software error in microcontroller of motor vehicle, involves providing access to conditional information, and providing conditional information for analyzing software error | |
EP1433061A2 (en) | Method for verifying the calculator core of a microprocessor or a microcontroller | |
WO2023232401A1 (en) | Method for operating a control device of a vehicle | |
DE10148157B4 (en) | Program controlled unit | |
DE102006040644A1 (en) | Correction procedure for a reprogrammable microprocessor | |
DE102013202865A1 (en) | Method for monitoring e.g. RAM of microcontroller to recognize address delay faults, involves writing data memory cell address into auxiliary memory accessed in operation and/or incorrectly evaluated data word into auxiliary memory | |
DE102004047363A1 (en) | Processor or method for operating a processor and / or operating system in the event of a fault |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20070305 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
17Q | First examination report despatched |
Effective date: 20090304 |
|
APBK | Appeal reference recorded |
Free format text: ORIGINAL CODE: EPIDOSNREFNE |
|
APBN | Date of receipt of notice of appeal recorded |
Free format text: ORIGINAL CODE: EPIDOSNNOA2E |
|
APBR | Date of receipt of statement of grounds of appeal recorded |
Free format text: ORIGINAL CODE: EPIDOSNNOA3E |
|
APAF | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNE |
|
APAF | Appeal reference modified |
Free format text: ORIGINAL CODE: EPIDOSCREFNE |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R003 |
|
APBT | Appeal procedure closed |
Free format text: ORIGINAL CODE: EPIDOSNNOA9E |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED |
|
18R | Application refused |
Effective date: 20170505 |