EP1768094A1 - Display device and driving methods for same - Google Patents
Display device and driving methods for same Download PDFInfo
- Publication number
- EP1768094A1 EP1768094A1 EP05108889A EP05108889A EP1768094A1 EP 1768094 A1 EP1768094 A1 EP 1768094A1 EP 05108889 A EP05108889 A EP 05108889A EP 05108889 A EP05108889 A EP 05108889A EP 1768094 A1 EP1768094 A1 EP 1768094A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- pixels
- period
- during
- rows
- polarity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0224—Details of interlacing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
Definitions
- the invention relates to driving methods for display devices, such as liquid display devices (LCDs).
- LCDs liquid display devices
- LCDs liquid crystal displays
- PDAs personal digital assistants
- portable computers portable computers
- mobile phones and the like.
- inversion driving In LCDs, liquid crystal material can degrade if an electric field is applied thereto continuously in the same direction. Thus, the direction in which the electric field is applied should be constantly changed. Namely, pixel electrode voltage (data signal) typically alternates between positive values and negative values. Such switching of electrode voltage values is referred to as inversion driving.
- inversion driving methods include dot inversion, , column inversion, line inversion, and dot column inversion.
- Fig. 1 is a schematic diagram of a part of a typical LCD panel circuit. As shown, the circuit includes data lines Dn-1, Dn and Dn+1, scan lines Gm-1, Gm and Gm+1, and corresponding display units PL.
- Fig.2A is a schematic diagram of video signal polarization received by display units in the form of line inversion.
- the left side is an odd frame having data signal polarization received by display units in a panel defined by data electrodes Dn-1, Dn and Dn+1 and scan electrodes Gm-1, Gm and Gm+1
- the right side is an even frame having data signal polarization received by display units in a panel defined by the data electrodes Dn-1, Dn, Dn+1 and the scan electrodes Gm-1, Gm and Gm+1.
- Display units in the same row, such as Gm receive the same polarization data signals while display units on two adjacent rows, such as Gm-1 and Gm+1, receive opposite polarization data signals.
- Fig. 3A is a timing chart of the circuit shown in Fig. 2A using line inversion driving.
- the scan line Gm-1 is activated, positive polarization data signals DS on data lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the polarization of the common voltage is negative.
- the scan line Gm is activated, negative polarization data signals DS on data lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the polarization of the common voltage is positive.
- the scan line Gm+1 is activated, positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the polarization of the common voltage is negative. Namely, as each scan line is activated, the polarization of the data signals DS and the common voltage Vcom switches once. However, because the polarization switching frequency of the data signals DS equals the scan frequency of the scan lines, power consumption is high.
- Fig.2B is a schematic diagram of video signal polarization received by display units in the form of N-lines inversion.
- Fig. 3B is a timing chart of the circuit shown in Fig. 2B using an N-lines inversion driving method.
- the scan line Gm-1 is activated, and positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the scan line Gm is activated, and positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the polarization of the common voltage VCOM is negative.
- the scan line Gm+1 is activated, and negative polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively.
- the polarization of the common voltage is positive. Namely, as each two scan lines are activated in turn, the polarization of the data signals DS and common voltage VCOM switches once. This method, however, can generate flicker due to fewer polarization switches of the data signals DS and common voltage.
- An embodiment of such a driving method involves a display panel comprising pixels formed in rows.
- N th and (N+K) th rows of pixels are scanned sequentially and a signal of a first polarity is provided in sequence to the N th and (N+K) th rows of scanned pixels, during a first period of a frame period.
- (N+1) th and (N+K+1) th rows of pixels are scanned sequentially and a signal of a second polarity is provided in sequence to the (N+1) th and (N+K+1) th rows of scanned pixels, wherein N and K are both integers, N > 0, K is even and K > 1.
- An embodiment of a device comprises a display element, a gate driver and a data driver.
- the display element comprises pixels formed in rows.
- the gate driver comprises a plurality of parallel gate lines, each line coupled to a corresponding row of pixels.
- the gate driver scans a first row and a second row of pixels in sequence during a first period of a frame period, and scans a third row and fourth row of pixels during a second period of the frame period.
- the first and second rows of pixels are not adjacent nor the third and fourth rows of pixels.
- the data driver comprises a plurality of parallel data lines, each data line orthogonal to the gate lines, and coupled to a corresponding column of pixels.
- the data driver provides a signal of a first polarity in sequence to the scanned rows of pixels during the first period and a signal of a second polarity in sequence to the scanned rows of pixels during the second period.
- Fig. 4 shows an embodiment of a display device.
- the display device 400 comprises a display element 10 and a driving circuit 50.
- the display element 10 that is operatively coupled to the driving circuit 50 is an LCD element.
- the display element 10 comprises a plurality of pixels 100 arranged in a matrix.
- the display element 10 could be a plasma display element, an organic light emitting display element, or a cathode ray tube display element, for example.
- the driving circuit 50 drives the matrix of pixels 100 of an LCD device formed in X rows and Y columns, wherein X and Y are integers.
- Driving circuit 50 comprises a data driver 20, a gate driver 30 and a controller 40.
- Data driver 20 includes a plurality of parallel data lines D1 ⁇ Dy. Each data line D1 ⁇ Dy is coupled to a corresponding column of pixels 100.
- pixels 100 can each comprise a switching transistor 101 having a first terminal coupled to a corresponding data line, a control terminal coupled to a corresponding scan line, and a second terminal coupled to first terminals of a liquid crystal element Clc and a storage capacitor Cs.
- the second terminals of the liquid crystal elements Clc are coupled to a common voltage VCOM and the second terminals of the storage capacitors are coupled to a ground voltage.
- Gate driver 30 includes a plurality of parallel gate lines G1 ⁇ Gx, each orthogonal to data lines D1 ⁇ Dy. Each gate line G1 ⁇ Gx is coupled to a corresponding row of pixels 100. Controller 40 controls scanning of the gate driver 30 and signal providing of the data driver 20, and, for example, can be a timing controller.
- the gate driver 30 scans a first row and a second row of pixels in sequence and the data driver 20 provides a signal of a first polarity in sequence to the scanned (first and second) rows of pixels during a first period of a frame period.
- the gate driver 30 scans a third row and fourth row of pixels and the data driver 20 provides a signal of a second polarity in sequence to the scanned (third and fourth) rows of pixels during a second period of the frame period.
- a frame period comprises at least one first period and at least one second period, the first and second rows of pixels are not adjacent to each other and the third and fourth rows of pixels are not adjacent to each other.
- the gate driver 30 scans N th and (N+K) th rows of pixels sequentially and the data driver 20 provides a signal of a first polarity in sequence to the N th and (N+K) th rows of scanned pixels, during a first period of a frame period.
- the gate driver 30 scans (N+1) th and (N+K+1) th rows of pixels are scanned sequentially and the data driver 20 provides a signal of a second polarity in sequence to the (N+1) th and (N+K+1) th rows of scanned pixels, wherein N and K are both integers, N > 0, K is even and K > 1.
- Fig. 5A is a timing chart depicting a first embodiment of a method of operating a display device. As shown, one frame period comprises periods PD1, PD2, PD3, PD4, ..., PDn-1 and PDn. In this embodiment, N is from 1 to n and K is 2, while it is to be understood that the invention is not limited thereto.
- the gate driver 30 scans the gate lines G1 and G3 in sequence and the data driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a positive voltage level, the first polarity is a negative voltage level with respect to the common voltage VCOM during the period PD1.
- the gate driver 30 scans the gate lines G2 and G4 in sequence and the data driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a negative voltage level, the second polarity is a positive voltage level with respect to the common voltage VCOM during the period PD2.
- the gate driver 30 scans the gate lines G5 and G7 in sequence and the data driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels, and so on.
- the gate driver 30 scans the gate lines Gx-2 and Gx in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels.
- Fig. 5B is a timing chart depicting a second embodiment of a method of operating a display device.
- the frame period comprises periods PD1, PD2, PD3, PD4, ..., PDn-1 and PDn.
- N is from 1 to n and K is 4, while it is to be understood that the invention is not limited thereto.
- the gate driver 30 scans the gate lines G1 and G5 in sequence and the data driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G2 and G6 in sequence and the data driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G3 and G7 in sequence and the data driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G4 and G8 in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels, and so on.
- the gate driver 30 scans the gate lines Gx-4 and Gx in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans N th , (N+K) th , and (N+2K) th rows of pixels sequentially and the data driver 20 provides a signal of a first polarity in sequence to the scanned rows of pixels, during a first period of a frame period.
- the gate driver 30 scans (N+1) th , (N+K+1) th , and (N+2K+1) th rows of pixels sequentially and the data driver 20 provides a signal of a second polarity in sequence to the scanned rows of pixels, wherein N and K are both integers, N > 0, K is even and K > 1.
- Fig. 5C is a timing chart depicting a third embodiment of a method of operating a display device.
- one frame period comprises periods PD1, PD2, PD3, PD4, ..., and PDn.
- N is from 1 to n and K is 2, while it is to be understood that the invention is not limited thereto.
- the gate driver 30 scans the gate lines G1, G3 and G5 in sequence and the data driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G2, G4 and G6 in sequence and the data driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G7, G9 and G11 in sequence and the data driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G8, G10 and G12 in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels, and so on.
- the gate driver 30 scans the gate lines Gx-4, Gx-2 and Gx in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels.
- N can be from 1 to n and K is 4.
- the gate driver 30 scans the gate lines G1, G5 and G9 in sequence and the data driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G2, G6 and G10 in sequence and the data driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G3, G7 and G11 in sequence and the data driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels.
- the gate driver 30 scans the gate lines G4, G8 and G12 in sequence and the data driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels and so on.
- Fig. 5D is a timing chart depicting a fourth embodiment of a method of operating a display device. As shown, one frame period comprises periods PD1 and PD2.
- the gate driver 30 scans the odd-numbered gate lines G1, G3, ..., Gx-1 in sequence and the data driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a positive voltage level, the first polarity is a negative voltage level with respect to the common voltage VCOM during the period PD1.
- the gate driver 30 scans the even-numbered gate lines G2, G4, ..., Gx in sequence and the data driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a negative voltage level, the second polarity is a positive voltage level with respect to the common voltage VCOM during the period PD2.
- Fig. 6 schematically shows an embodiment of an electronic device 500 employing an embodiment of a display device.
- the display device can be a liquid crystal display system, an organic light-emitting diode (OLED) display system, or a field emission display (FED) system, although it is to be understood that the invention is not limited thereto.
- the electronic device 500 may be a portable device such as a PDA, notebook computer, tablet computer, cellular phone, or a display monitor device, etc.
- the electronic device 500 includes a housing 510, a display device such as the display device shown in Fig. 4, and a DC/DC converter 520., Further, the DC/DC converter 520 is operatively coupled to the display device and provides an output voltage powering the display device to display images.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
- The invention relates to driving methods for display devices, such as liquid display devices (LCDs).
- High definition, multicolor display, low power consumption, lower voltage requirements and light weight have made liquid crystal displays (LCDs) a leading display device technology. LCDs have been used for several years as mobile information displays in, for example, personal digital assistants (PDAs), portable computers, mobile phones, and the like.
- In LCDs, liquid crystal material can degrade if an electric field is applied thereto continuously in the same direction. Thus, the direction in which the electric field is applied should be constantly changed. Namely, pixel electrode voltage (data signal) typically alternates between positive values and negative values. Such switching of electrode voltage values is referred to as inversion driving. Typically, inversion driving methods include dot inversion, , column inversion, line inversion, and dot column inversion.
- Fig. 1 is a schematic diagram of a part of a typical LCD panel circuit. As shown, the circuit includes data lines Dn-1, Dn and Dn+1, scan lines Gm-1, Gm and Gm+1, and corresponding display units PL. Fig.2A is a schematic diagram of video signal polarization received by display units in the form of line inversion. As shown, the left side is an odd frame having data signal polarization received by display units in a panel defined by data electrodes Dn-1, Dn and Dn+1 and scan electrodes Gm-1, Gm and Gm+1, and the right side is an even frame having data signal polarization received by display units in a panel defined by the data electrodes Dn-1, Dn, Dn+1 and the scan electrodes Gm-1, Gm and Gm+1. Display units in the same row, such as Gm, receive the same polarization data signals while display units on two adjacent rows, such as Gm-1 and Gm+1, receive opposite polarization data signals.
- Fig. 3A is a timing chart of the circuit shown in Fig. 2A using line inversion driving. During time interval PD1, the scan line Gm-1 is activated, positive polarization data signals DS on data lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. In this time, the polarization of the common voltage is negative. During time interval PD2, the scan line Gm is activated, negative polarization data signals DS on data lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. In time interval PD2, the polarization of the common voltage is positive. During time interval PD3, the scan line Gm+1 is activated, positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. In this time interval, the polarization of the common voltage is negative. Namely, as each scan line is activated, the polarization of the data signals DS and the common voltage Vcom switches once. However, because the polarization switching frequency of the data signals DS equals the scan frequency of the scan lines, power consumption is high.
- Fig.2B is a schematic diagram of video signal polarization received by display units in the form of N-lines inversion. Fig. 3B is a timing chart of the circuit shown in Fig. 2B using an N-lines inversion driving method. During time interval PD1, the scan line Gm-1 is activated, and positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. During time interval PD2, the scan line Gm is activated, and positive polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. In the time intervals PD1 and PD2, the polarization of the common voltage VCOM is negative. During time interval PD3, the scan line Gm+1 is activated, and negative polarization data signals DS on lines Dn-1, Dn and Dn+1 are coupled to a corresponding display unit respectively. In this time, the polarization of the common voltage is positive. Namely, as each two scan lines are activated in turn, the polarization of the data signals DS and common voltage VCOM switches once. This method, however, can generate flicker due to fewer polarization switches of the data signals DS and common voltage.
- Driving methods and devices are provided. An embodiment of such a driving method involves a display panel comprising pixels formed in rows. In this method, Nth and (N+K)th rows of pixels are scanned sequentially and a signal of a first polarity is provided in sequence to the Nth and (N+K)th rows of scanned pixels, during a first period of a frame period. During a second period of the frame period, (N+1)th and (N+K+1)th rows of pixels are scanned sequentially and a signal of a second polarity is provided in sequence to the (N+1)th and (N+K+1)th rows of scanned pixels, wherein N and K are both integers, N > 0, K is even and K > 1.
- An embodiment of a device comprises a display element, a gate driver and a data driver. The display element comprises pixels formed in rows. The gate driver comprises a plurality of parallel gate lines, each line coupled to a corresponding row of pixels. The gate driver scans a first row and a second row of pixels in sequence during a first period of a frame period, and scans a third row and fourth row of pixels during a second period of the frame period. The first and second rows of pixels are not adjacent nor the third and fourth rows of pixels. The data driver comprises a plurality of parallel data lines, each data line orthogonal to the gate lines, and coupled to a corresponding column of pixels. The data driver provides a signal of a first polarity in sequence to the scanned rows of pixels during the first period and a signal of a second polarity in sequence to the scanned rows of pixels during the second period.
- The invention can be more fully understood by the subsequent detailed description and examples with reference made to the accompanying drawings, wherein:
- Fig. 1 is a schematic diagram of a part of a typical LCD panel circuit;
- Fig.2A is a schematic diagram of video signal polarization received by display units utilizing line inversion of the prior art;
- Fig.2B is a schematic diagram of video signal polarization received by display units utilizing N-lines inversion of the prior art;
- Fig. 3A is a timing chart of the circuit shown in Fig. 2A utilizing line inversion of the prior art;
- Fig. 3B is a timing chart of the circuit shown in Fig. 2B utilizing N-lines inversion of the prior art;
- Fig. 4 shows an embodiment of a display device;
- Fig. 5A is a timing chart depicting a first embodiment of a method of operating a display device;
- Fig. 5B is a timing chart depicting a second embodiment of a method of operating a display device;
- Fig. 5C is a timing chart depicting a third embodiment of a method of operating a display device;
- Fig. 5D is a timing chart depicting a fourth embodiment of a method of operating a display device; and
- Fig. 6 schematically shows an embodiment of an electronic device incorporating an embodiment of a display device.
- Fig. 4 shows an embodiment of a display device. As shown, the
display device 400 comprises adisplay element 10 and a drivingcircuit 50. In thedisplay device 400, thedisplay element 10 that is operatively coupled to the drivingcircuit 50 is an LCD element. Thedisplay element 10 comprises a plurality ofpixels 100 arranged in a matrix. In other embodiments, thedisplay element 10 could be a plasma display element, an organic light emitting display element, or a cathode ray tube display element, for example. - As shown in Fig. 4, the driving
circuit 50 drives the matrix ofpixels 100 of an LCD device formed in X rows and Y columns, wherein X and Y are integers. Drivingcircuit 50 comprises adata driver 20, agate driver 30 and acontroller 40.Data driver 20 includes a plurality of parallel data lines D1~Dy. Each data line D1~Dy is coupled to a corresponding column ofpixels 100. For example,pixels 100 can each comprise a switchingtransistor 101 having a first terminal coupled to a corresponding data line, a control terminal coupled to a corresponding scan line, and a second terminal coupled to first terminals of a liquid crystal element Clc and a storage capacitor Cs. The second terminals of the liquid crystal elements Clc are coupled to a common voltage VCOM and the second terminals of the storage capacitors are coupled to a ground voltage. -
Gate driver 30 includes a plurality of parallel gate lines G1~Gx, each orthogonal to data lines D1~Dy. Each gate line G1~Gx is coupled to a corresponding row ofpixels 100.Controller 40 controls scanning of thegate driver 30 and signal providing of thedata driver 20, and, for example, can be a timing controller. - In this embodiment, the
gate driver 30 scans a first row and a second row of pixels in sequence and thedata driver 20 provides a signal of a first polarity in sequence to the scanned (first and second) rows of pixels during a first period of a frame period. Thegate driver 30 scans a third row and fourth row of pixels and thedata driver 20 provides a signal of a second polarity in sequence to the scanned (third and fourth) rows of pixels during a second period of the frame period. In this embodiment, a frame period comprises at least one first period and at least one second period, the first and second rows of pixels are not adjacent to each other and the third and fourth rows of pixels are not adjacent to each other. - In some embodiments, the
gate driver 30 scans Nth and (N+K)th rows of pixels sequentially and thedata driver 20 provides a signal of a first polarity in sequence to the Nth and (N+K)th rows of scanned pixels, during a first period of a frame period. During a second period of the frame period, thegate driver 30 scans (N+1)th and (N+K+1)th rows of pixels are scanned sequentially and thedata driver 20 provides a signal of a second polarity in sequence to the (N+1)th and (N+K+1)th rows of scanned pixels, wherein N and K are both integers, N > 0, K is even and K > 1. - Fig. 5A is a timing chart depicting a first embodiment of a method of operating a display device. As shown, one frame period comprises periods PD1, PD2, PD3, PD4, ..., PDn-1 and PDn. In this embodiment, N is from 1 to n and K is 2, while it is to be understood that the invention is not limited thereto.
- During period PD1, the
gate driver 30 scans the gate lines G1 and G3 in sequence and thedata driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a positive voltage level, the first polarity is a negative voltage level with respect to the common voltage VCOM during the period PD1. - During period PD2, the
gate driver 30 scans the gate lines G2 and G4 in sequence and thedata driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a negative voltage level, the second polarity is a positive voltage level with respect to the common voltage VCOM during the period PD2. - During period PD3, the
gate driver 30 scans the gate lines G5 and G7 in sequence and thedata driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels, and so on. During period PDn, thegate driver 30 scans the gate lines Gx-2 and Gx in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels. - Fig. 5B is a timing chart depicting a second embodiment of a method of operating a display device. As shown, the frame period comprises periods PD1, PD2, PD3, PD4, ..., PDn-1 and PDn. In this embodiment, N is from 1 to n and K is 4, while it is to be understood that the invention is not limited thereto.
- During period PD1, the
gate driver 30 scans the gate lines G1 and G5 in sequence and thedata driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. - During period PD2, the
gate driver 30 scans the gate lines G2 and G6 in sequence and thedata driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. - During period PD3, the
gate driver 30 scans the gate lines G3 and G7 in sequence and thedata driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels. - During period PD4, the
gate driver 30 scans the gate lines G4 and G8 in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels, and so on. During period PDn, thegate driver 30 scans the gate lines Gx-4 and Gx in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels. - In another example, the
gate driver 30 scans Nth, (N+K)th, and (N+2K)th rows of pixels sequentially and thedata driver 20 provides a signal of a first polarity in sequence to the scanned rows of pixels, during a first period of a frame period. During a second period of the frame period, thegate driver 30 scans (N+1)th, (N+K+1)th, and (N+2K+1)th rows of pixels sequentially and thedata driver 20 provides a signal of a second polarity in sequence to the scanned rows of pixels, wherein N and K are both integers, N > 0, K is even and K > 1. - Fig. 5C is a timing chart depicting a third embodiment of a method of operating a display device. As shown, one frame period comprises periods PD1, PD2, PD3, PD4, ..., and PDn. In this embodiment, N is from 1 to n and K is 2, while it is to be understood that the invention is not limited thereto.
- During period PD1, the
gate driver 30 scans the gate lines G1, G3 and G5 in sequence and thedata driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. During period PD2, thegate driver 30 scans the gate lines G2, G4 and G6 in sequence and thedata driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. - During period PD3, the
gate driver 30 scans the gate lines G7, G9 and G11 in sequence and thedata driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels. During period PD4, thegate driver 30 scans the gate lines G8, G10 and G12 in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels, and so on. During period PDn, thegate driver 30 scans the gate lines Gx-4, Gx-2 and Gx in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels. - Alternately, N can be from 1 to n and K is 4. During period PD1, the
gate driver 30 scans the gate lines G1, G5 and G9 in sequence and thedata driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. During period PD2, thegate driver 30 scans the gate lines G2, G6 and G10 in sequence and thedata driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. During period PD3 thegate driver 30 scans the gate lines G3, G7 and G11 in sequence and thedata driver 20 provides data signals DS of the first polarity in sequence to the scanned rows of pixels. During period PD4 thegate driver 30 scans the gate lines G4, G8 and G12 in sequence and thedata driver 20 provides data signals DS of the second polarity in sequence to the scanned rows of pixels and so on. - Fig. 5D is a timing chart depicting a fourth embodiment of a method of operating a display device. As shown, one frame period comprises periods PD1 and PD2.
- During period PD1, the
gate driver 30 scans the odd-numbered gate lines G1, G3, ..., Gx-1 in sequence and thedata driver 20 provides data signals DS of a first polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a positive voltage level, the first polarity is a negative voltage level with respect to the common voltage VCOM during the period PD1. - During period PD2, the
gate driver 30 scans the even-numbered gate lines G2, G4, ..., Gx in sequence and thedata driver 20 provides data signals DS of a second polarity in sequence to the scanned rows of pixels. For example, if the common voltage VCOM is kept at a negative voltage level, the second polarity is a positive voltage level with respect to the common voltage VCOM during the period PD2. - By scanning at least two scan lines and providing data signals with the same polarity in sequence to the scanned rows of pixels in one sub-period of a frame period, polarity switching times of data signals can be reduced. Thus, lower power consumption can be exhibited as compared to than conventional line inversion driving, such as shown in Fig. 3A.
- Further, because the scanned rows of pixels in the sub-period are not adjacent to each other, flicker can be prevented when using a conventional N line inversion method such as shown in Fig. 3B.
- Fig. 6 schematically shows an embodiment of an
electronic device 500 employing an embodiment of a display device. The display device can be a liquid crystal display system, an organic light-emitting diode (OLED) display system, or a field emission display (FED) system, although it is to be understood that the invention is not limited thereto. Theelectronic device 500 may be a portable device such as a PDA, notebook computer, tablet computer, cellular phone, or a display monitor device, etc. Generally, theelectronic device 500 includes ahousing 510, a display device such as the display device shown in Fig. 4, and a DC/DC converter 520., Further, the DC/DC converter 520 is operatively coupled to the display device and provides an output voltage powering the display device to display images. - While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (20)
- A driving method for a display device comprising a plurality of pixels arranged in rows, the method comprising:scanning Nth and (N+K)th rows of pixels sequentially and providing a signal of a first polarity in sequence to the Nth and (N+K)th rows of scanned pixels, during a first period of a frame period; andscanning (N+1)th and (N+K+1)th rows of pixels sequentially and providing a signal of a second polarity in sequence to the scanned rows of pixels, during a second period of the frame period, wherein N and K are both integers, N > 0, K is even and K > 1.
- The driving method as claimed in claim 1, wherein the first polarity is a negative voltage level with respect to a common voltage during the first period, and the second polarity is a positive voltage level with respect to the common voltage during the second period.
- The driving method as claimed in claim 2, wherein the common voltage is kept at a positive voltage level during the first period and at a negative voltage level during the second period.
- The driving method as claimed in claim 2, wherein a (N+2K)th row of pixels is scanned after the (N+K)th row of pixels during the first period, and a (N+2K+1)th row of pixels is scanned after the (N+K+1)th row of pixels during the second period.
- A driving method for a display device comprising a plurality of pixels arranged in rows, the method comprising:scanning odd-numbered rows of pixels sequentially and providing a signal of a first polarity in sequence to the odd-numbered rows of scanned pixels, during a first period of a frame period; andscanning even-numbered rows of pixels sequentially and providing a signal of a second polarity in sequence to the even-numbered rows of scanned pixels, during a second period of the frame period.
- The driving method as claimed in claim 5, wherein the first polarity is a negative voltage level with respect to a common voltage during the first period, and the second polarity is a positive voltage level with respect to the common voltage during the second period.
- The driving method as claimed in claim 6, wherein the common voltage is kept at a positive voltage level during the first period and at a negative voltage level during the second period.
- A device, comprising:a display element comprising a plurality of pixels arranged in rows and columns;a gate driver comprising a plurality of parallel gate lines, each gate line coupled to a corresponding row of pixels, and scanning a first row and a second row of pixels in sequence during a first period of a frame period, and scanning a third row and fourth row of pixels during a second period of the frame period, wherein the first and second rows of pixels are not adjacent and the third and fourth rows of pixels are not adjacent; anda data driver comprising a plurality of parallel data lines, each orthogonal to the gate lines and coupled to a corresponding column of pixels, providing a signal of a first polarity in sequence to the scanned rows of pixels during the first period and a signal of a second polarity in sequence to the scanned rows of pixels during the second period.
- The device as claimed in claim 8, wherein the gate driver scans Nth and (N+K)th rows of pixels sequentially during the first period, and scans (N+1)th and (N+K+1)th rows of pixels sequentially during the second period, and N and K are both integers, N > 0, K is even and K > 1.
- The device as claimed in claim 9, wherein the gate driver further scans a (N+2K)th row of pixels after the (N+K)th row of pixels during the first period, and further scans a (N+2K+1)th row of pixels after the (N+K+1)th row of pixels during the second period.
- The device as claimed in claim 8, wherein the gate driver scans odd-numbered rows of pixels sequentially during the first period and scans even-numbered rows of pixels sequentially during the second period.
- The device as claimed in claim 8, wherein the first polarity is a negative voltage level with respect to a common voltage during the first period, and the second polarity is a positive voltage level with respect to the common voltage during the second period.
- The device as claimed in claim 12, wherein the common voltage is kept at a positive voltage level during the first period and at a negative voltage level during the second period.
- The device as claimed in claim 8, wherein the display element is a liquid crystal display element.
- The device as claimed in claim 8, further comprising a controller controlling scanning of the gate driver and signal providing of the data driver.
- The device as claimed in claim 8, wherein the display element, gate driver and data driver are incorporated into a display device; and further comprising:a DC/DC converter coupled to the display device, wherein the display device is powered by the DC/DC converter.
- The device as claimed in claim 8, wherein the display element, gate driver and data driver are incorporated into a display device; and
further comprising means for powering the display device. - The electronic device as claimed in claim 15, wherein the electronic device is a PDA, a display monitor, a notebook computer, a tablet computer, or a cellular phone.
- A device comprising:means for scanning odd-numbered rows of pixels sequentially and providing a signal of a first polarity in sequence to the odd-numbered rows of scanned pixels, during a first period of a frame period; andmeans for scanning even-numbered rows of pixels sequentially and providing a signal of a second polarity in sequence to the even-numbered rows of scanned pixels, during a second period of the frame period.
- The device as claimed in claim 19, further comprising means for powering the means for scanning.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05108889A EP1768094A1 (en) | 2005-09-26 | 2005-09-26 | Display device and driving methods for same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05108889A EP1768094A1 (en) | 2005-09-26 | 2005-09-26 | Display device and driving methods for same |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1768094A1 true EP1768094A1 (en) | 2007-03-28 |
Family
ID=35520717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05108889A Withdrawn EP1768094A1 (en) | 2005-09-26 | 2005-09-26 | Display device and driving methods for same |
Country Status (1)
Country | Link |
---|---|
EP (1) | EP1768094A1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0350934A2 (en) * | 1988-07-14 | 1990-01-17 | Canon Kabushiki Kaisha | Liquid crystal apparatus |
US5526015A (en) * | 1988-08-17 | 1996-06-11 | Canon Kabushiki Kaisha | Display apparatus having a display region and a non-display region |
US20040183768A1 (en) * | 2003-03-20 | 2004-09-23 | Asahi Yamato | Liquid crystal display device and method for driving the same |
-
2005
- 2005-09-26 EP EP05108889A patent/EP1768094A1/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0350934A2 (en) * | 1988-07-14 | 1990-01-17 | Canon Kabushiki Kaisha | Liquid crystal apparatus |
US5526015A (en) * | 1988-08-17 | 1996-06-11 | Canon Kabushiki Kaisha | Display apparatus having a display region and a non-display region |
US20040183768A1 (en) * | 2003-03-20 | 2004-09-23 | Asahi Yamato | Liquid crystal display device and method for driving the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070063952A1 (en) | Driving methods and devices using the same | |
CN107665692B (en) | Pixel driving circuit and pixel driving method of liquid crystal display | |
US8416172B2 (en) | Liquid crystal display and driving method thereof | |
US7605790B2 (en) | Liquid crystal display device capable of reducing power consumption by charge sharing | |
US8242997B2 (en) | Liquid crystal display panel and liquid crystal display device having the same | |
US7586358B2 (en) | Level shifter and driving method | |
US8106871B2 (en) | Liquid crystal display and driving method thereof | |
US20140375627A1 (en) | Display device and driving method thereof | |
EP2360671A1 (en) | Liquid crystal display and method of driving the same | |
US7369187B2 (en) | Liquid crystal display device and method of driving the same | |
CN1973315A (en) | Driving liquid crystal display with a polarity inversion pattern | |
US20080136801A1 (en) | Liquid crystal display and driving method thereof | |
US8373685B2 (en) | Display systems | |
US7893910B2 (en) | Method for driving liquid crystal display via circularly reversing polarities of pixels thereof | |
US9805673B2 (en) | Method of driving a display panel and display device performing the same | |
CN101295462A (en) | Electronic system having display panel | |
US20110205213A1 (en) | Liquid crystal display device | |
US7796125B2 (en) | Voltage supply circuit, power supply circuit, display driver, electro-optic device, and electronic apparatus | |
KR102050317B1 (en) | Gate draving circuit and liquiud crystal display device inculding the same | |
US9230499B2 (en) | Source driving apparatus with power saving mechanism and flat panel display using the same | |
US8542174B2 (en) | Display panel and driving method thereof | |
JP2006072211A (en) | Liquid crystal display and driving method of liquid crystal display | |
US20120068991A1 (en) | Active matrix display devices and electronic apparatuses using the same | |
EP1768094A1 (en) | Display device and driving methods for same | |
US20070171178A1 (en) | Active matrix display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK YU |
|
17P | Request for examination filed |
Effective date: 20070911 |
|
AKX | Designation fees paid |
Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
17Q | First examination report despatched |
Effective date: 20071128 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20080409 |