EP1721332A2 - Die encapsulation using a porous carrier - Google Patents

Die encapsulation using a porous carrier

Info

Publication number
EP1721332A2
EP1721332A2 EP05705847A EP05705847A EP1721332A2 EP 1721332 A2 EP1721332 A2 EP 1721332A2 EP 05705847 A EP05705847 A EP 05705847A EP 05705847 A EP05705847 A EP 05705847A EP 1721332 A2 EP1721332 A2 EP 1721332A2
Authority
EP
European Patent Office
Prior art keywords
porous carrier
adhesive
integrated circuit
carrier
circuit die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP05705847A
Other languages
German (de)
French (fr)
Inventor
Owen R. Fay
Craig S. Amrine
Kevin R. Lish
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of EP1721332A2 publication Critical patent/EP1721332A2/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/019—Manufacture or treatment using temporary auxiliary substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes

Definitions

  • This invention relates in general to integrated circuit (IC) die encapsulation.
  • Carriers are utilized for supporting IC die during encapsulation processes in the manufacture of packaged integrated circuits.
  • IC die are attached to a carrier with tape or other types of attaching structures.
  • a mold is placed around the IC die where encapsulate is then applied to the die with the tape defining the bottom surface of the mold outside of the die.
  • the carrier is removed from the encapsulated structure by heating the tape to soften the adhesives of the tape. The tape is then removed from the encapsulated structure.
  • the adhesive of the tape may be degraded by applying Ultra Violet (UN) radiation to the tape.
  • UN Ultra Violet
  • the UN degradable adhesive on the tape may not function adequately after being subjected to the curing temperatures of the encapsulation processes.
  • Figure 1 is a cross sectional view of one embodiment of a carrier according to the present invention.
  • Figure 2 is a cross sectional view of one embodiment of a carrier with adhesive tape applied on top thereof during a stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 3 is a cross sectional view of one embodiment of a carrier, adhesive tape, and an encapsulant mold during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 4 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and IC die during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 5 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and an encapsulated structure during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure .6 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and an encapsulated structure during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 7 is a cross sectional view of one embodiment of adhesive tape, an encapsulant mold, and an encapsulated structure after the removal of the carrier during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 8 is a cross sectional view of one embodiment of an encapsulant mold and an encapsulated structure after the removal of tape during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • Figure 9 is a cross sectional view of one embodiment of an encapsulated structure after the removal of the encapsulant mold during another stage in the manufacture of a packaged integrated circuit according to the present invention.
  • the use of the same reference symbols in different drawings indicates identical items unless otherwise noted.
  • Figures 1-9 show one embodiment of various stages of a process for encapsulating an IC die with the use of a porous carrier to allow for solvent to pass through the carrier to reduce the adhesive strength of an adhesive structure for the removal of a carrier from an encapsulated structure.
  • FIG 1 is a cross sectional view of carrier 101 prior to the application of a tape for an encapsulating process.
  • Carrier 101 is porous in that has pores that allow a solvent to pass through from one side of the carrier to another side.
  • carrier 101 is made of a composite material of aluminum oxide embedded in a glass matrix.
  • carrier 101 may be made with other material such as e.g. metal, ceramics, glass, plastics, polymer or a combination thereof, where such materials are made to have a continuous open porosity.
  • the carrier is made of a material that can withstand temperatures of the encapsulation process (e.g. 150 C).
  • carrier 101 has pores with a .2 micron diameter pore size and a coefficient of thermal expansion (CTE) of 8 parts per million (ppm).
  • the pore size of carrier 101 may range from .02 microns up to 30 microns. In other embodiments, the pore size may be bigger. However, in some embodiments, a larger pore size may affect the smoothness of the surface of the carrier beyond a smoothness level that is desired. In one embodiment, the desired smoothness of the surface of the carrier is dependent upon the type of adhesive structure utilized for attachment of IC die. With some embodiments, the adhesive structure may be applied as a planar layer thereby allowing for a carrier to have larger pore sizes.
  • a carrier with pores of a smaller pore size may be used. However, with a smaller pore size, a reduced amount of solvent passes thought the carrier. With some embodiments, the time needed for reducing the strength of the adhesive structure is dependent upon the amount of solvent passing through the carrier. Accordingly, with some embodiments, carriers with an open continuous porosity of a .02 micron diameter pour size or greater are utilized depending upon the amount of solvent desired to be passed through. Also, utilizing a carrier with pores of a smaller size may affect the reusability of the carrier in that the small pores may become clogged.
  • carrier 101 may have CTE of other values.
  • the CTE of carrier 101 is less than the CTE of an encapsulant used for encapsulating the IC die.
  • the encapsulant has a CTE ranging from .5- 20 ppm.
  • tape 203 is applied to the top surface of carrier 101.
  • carrier 101 Prior to applying tape 203, carrier 101 is cleaned e.g. by baking and scrubbing.
  • tape 203 is a two sided adhesive tape.
  • the die side (the top side in the view of Figure 2) of tape 203 has a silicone adhesive material with a thickness of 50 microns, but may be of other thicknesses (e.g. 12-100 microns) and/or of other adhesive materials (e.g. acrylic or organic) in other embodiments..
  • the carrier side (the bottom side in the view of Figure 2) of tape 203 has a silicone adhesive material with a thickness of 75 microns.
  • the carrier side adhesive material may be of other types of adhesive material (e.g. acrylic or organic) and/or may be of other thicknesses.
  • the thickness of the carrier side adhesive material should be thick enough to fill in pores or other voids in the top side of carrier 101 so as to "planarize" the top surface of carrier 101.
  • the maximum thickness of the carrier side adhesive material is limited by the ability to release the carrier from tape 203 with solvent.
  • the thickness of the carrier side adhesive material may range from 12-100 microns, but may be of other thicknesses in other embodiments.
  • the tape has an adhesive material on the die side that is greater than 30 microns and an adhesive material on the carrier side that is greater than 50 microns.
  • the silicone adhesive may have additives to increase or decrease the silicone strength.
  • the die side and carrier side adhesive materials are separated by a tape carrier (e.g. polyester or polyamide).
  • Figure 3 shows a cross sectional view of carrier 101 after an encapsulant mold is placed on top of tape 203.
  • Mold 305 has an opening 307 for exposing the middle portion of tape 203.
  • integrated circuit die 403 and 405 are placed on tape 203 in opening 307 in predefined locations.
  • multiple die are placed in an array configuration (e.g. 4 x 6, 6 x 6, or 8 x 8) on tape 203.
  • the die are placed on tape 203 by a standard pick and place method, but may be placed on tape 203 by other methods.
  • die 403 and 405 include integrated circuits built on a semiconductor wafer which was subsequently singulated into separate die.
  • die 403 and 405 have a flip chip configuration and are placed active side down on tape 203, wherein the bond pads (not show) are located on the bottom sides of die 403 and 405 relative to the view shown in Figure 4.
  • an encapsulant material is dispensed (e.g. with syringe and robotic needle) into opening 307 to form an encapsulant 503 that encapsulates die 403 and 405 in an encapsulated structure 505.
  • encapsulant 503 may be formed by other encapsulating processes such as e.g. screen print, extrusion coating, transfer mold, ejection mold, glob top, or other encapsulating processes.
  • the bottom portion of carrier 101 is placed in a solvent bath 603. Solvent from solvent bath 603 is absorbed up through the carrier via a capillary action where it contacts the carrier side adhesive material of tape 203. The solvent breaks down the adhesive strength of the carrier side adhesive material of tape 203. In one embodiment where the solvent is acetone and the adhesive material is a silicone adhesive, the solvent softens the adhesive property of the silicone adhesive. In one embodiment, the bottom portion of carrier 101 is placed in bath 603 for about 5 minutes before carrier 101 separates from tape 203. In other embodiments, a greater portion of the carrier may be submerged in bath 603. In some embodiments, the entire carrier/mold/encapsulated structure may be submerged in bath 603.
  • the carrier removal process may be performed at room temperature, or in some embodiments, at least at temperatures below the transition temperature (T g ) of the encapsulant.
  • T g transition temperature
  • the carrier may be removed from the encapsulated structure 505 without causing die 403 and 405 to drift within encapsulated structure 505.
  • the transition temperature of encapsulant 503 is about 140 C.
  • other types of encapsulant material may have a T g ranging from 90 C to 200 C.
  • Figure 7 shows a cross sectional view of mold 305, encapsulated structure 505, and tape 203 after carrier 101 has been removed.
  • tape 203 is pulled from encapsulated structure 505 and mold 305.
  • mold 305 is removed from encapsulated structure 505.
  • structure 505 is subject to further buildup processes (e.g. dielectric and metal interconnect processing) on the active side of the die to form interconnect structures (not shown).
  • Encapsulated structure 505 is then singulated into a plurality of packaged ICs.
  • each packaged IC includes one IC die (e.g. 403).
  • each packaged IC may include multiple die (e.g. in stacked or side by side configurations).
  • package ICs of other embodiments may include stand alone devices (e.g. transistors, filters, capacitors, amplifiers) that are encapsulated in the encapsulant (e.g. 503). These additional items by be placed on tape 203 prior to encapsulation.
  • entire embedded systems e.g. multichip modules, RF systems, or other wireless or information processing systems may be included in a packaged IC.
  • a package substrate may be located between tape 203 and the IC die (e.g. 405) with, in some embodiments, the package substrate defining the bottom portion of the encapsulant.
  • the IC die are mounted to the packaged substrate, and then the package substrate is placed in opening 307.
  • the package substrate is first placed on tape 203 in opening 307 and then the IC die are placed on the substrate.
  • the die may be placed on the packaged substrate active side up wherein wire bonds are attached to bond pads on the active side and bond pads on the package substrate prior to encapsulation.
  • tape 203 may be used in place of tape 203.
  • two layers of tape may be used for attaching an integrated circuit die.
  • One layer of tape would have adhesive material on two sides and the other layer would have adhesive on only one side.
  • photo resist or other types of adhesives may be used as an adhesive structure for attaching the die to the carrier.
  • a first layer of photo resist (not shown) would be applied to the top surface of carrier 101.
  • a second layer of photo resist is applied on the cured layer of photo resist.
  • the IC die are then placed on the second layer of photo resist. Afterwards, the second layer of photo resist is cured.
  • a dry film photo resist or other adhesive may be used where only one layer is used for attaching the die to the carrier.
  • An example of one such adhesive is RISTON as sold byDUPONT.
  • acetone or N- Methyl 2-Pyn-olidone may be used as a solvent that dissolves the photo resist or adhesive layer(s) (e.g. as when the bottom portion of carrier 101 is placed in a solvent bath).
  • NMP N- Methyl 2-Pyn-olidone
  • other types of adhesive structures may be used including, e.g., other types of adhesive materials or other types of photo resist materials.
  • the adhesive structure is able to withstand curing temperatures for curing the encapsulant.
  • a method in one aspect of the invention, includes providing a porous carrier, providing an adhesive structure overlying the porous carrier, and placing a first integrated circuit die over the adhesive structure. The method also includes encapsulating the first integrated circuit die to form an encapsulated structure and separating the porous carrier from the encapsulated structure.
  • a method in another aspect of the invention, includes providing a porous carrier, adhering an adhesive structure to the porous carrier, and placing at least one integrated circuit die over the adhesive structure. The method also includes encapsulating the at least one integrated circuit die to form an encapsulated structure and removing the porous carrier from the encapsulated structure. The removing includes using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the porous carrier.
  • a method in another aspect of the invention, includes providing a reusable porous carrier including pores with a pore size diameter of at least 0.02 microns, adhering an adhesive structure to the reusable porous carrier, and placing a plurality of integrated circuit die in an array configuration over the adhesive structure.
  • the method also includes encapsulating the plurality of integrated circuit die to form an encapsulated structure and separating the reusable porous carrier from the encapsulated structure. The separating comprises using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the reusable porous carrier.

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

A process for encapsulating an integrated circuit die (403) using a porous carrier (101). In one example, an adhesive structure (e.g. tape) is applied to a porous carrier. Integrated circuit die is then placed on the adhesive structure. The integrated circuit die is then encapsulated to form an encapsulated structure (505). The carrier is then subjected to a solvent that passes through the carrier to reduce the adhesive strength of the adhesive structure for removal of the carrier from the encapsulated structure.

Description

DIE ENCAPSULATION USING A POROUS CARRIER
BACKGROUND OF THE INVENTION
Field of the Invention
[0001] This invention relates in general to integrated circuit (IC) die encapsulation.
Description of the Related Art [0002] Carriers are utilized for supporting IC die during encapsulation processes in the manufacture of packaged integrated circuits. With some processes, IC die are attached to a carrier with tape or other types of attaching structures. A mold is placed around the IC die where encapsulate is then applied to the die with the tape defining the bottom surface of the mold outside of the die. After the encapsulant has been cured, the carrier is removed from the encapsulated structure by heating the tape to soften the adhesives of the tape. The tape is then removed from the encapsulated structure.
[0003] One problem with heating the tape for carrier removal is that the heat applied to the encapsulated structure may cause the die to drift from a desired location within the encapsulated structure.
[0004] In other carrier removal processes, the adhesive of the tape may be degraded by applying Ultra Violet (UN) radiation to the tape. However, with these processes, the UN degradable adhesive on the tape may not function adequately after being subjected to the curing temperatures of the encapsulation processes.
[0005] What is needed is an improved method for packaging an integrated circuit die.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings. [0007] Figure 1 is a cross sectional view of one embodiment of a carrier according to the present invention.
[0008] Figure 2 is a cross sectional view of one embodiment of a carrier with adhesive tape applied on top thereof during a stage in the manufacture of a packaged integrated circuit according to the present invention.
[0009] Figure 3 is a cross sectional view of one embodiment of a carrier, adhesive tape, and an encapsulant mold during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0010] Figure 4 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and IC die during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0011] Figure 5 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and an encapsulated structure during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0012] Figure .6 is a cross sectional view of one embodiment of a carrier, adhesive tape, an encapsulant mold, and an encapsulated structure during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0013] Figure 7 is a cross sectional view of one embodiment of adhesive tape, an encapsulant mold, and an encapsulated structure after the removal of the carrier during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0014] Figure 8 is a cross sectional view of one embodiment of an encapsulant mold and an encapsulated structure after the removal of tape during another stage in the manufacture of a packaged integrated circuit according to the present invention.
[0015] Figure 9 is a cross sectional view of one embodiment of an encapsulated structure after the removal of the encapsulant mold during another stage in the manufacture of a packaged integrated circuit according to the present invention. [0016] The use of the same reference symbols in different drawings indicates identical items unless otherwise noted.
DETAILED DESCRIPTION
[0017] The following sets forth a detailed description of a mode for carrying out the invention. The description is intended to be illustrative of the invention and should not be taken to be limiting.
[0018] Figures 1-9 show one embodiment of various stages of a process for encapsulating an IC die with the use of a porous carrier to allow for solvent to pass through the carrier to reduce the adhesive strength of an adhesive structure for the removal of a carrier from an encapsulated structure.
[0019] Figure 1 is a cross sectional view of carrier 101 prior to the application of a tape for an encapsulating process. Carrier 101 is porous in that has pores that allow a solvent to pass through from one side of the carrier to another side. In one embodiment, carrier 101 is made of a composite material of aluminum oxide embedded in a glass matrix. In other embodiments, carrier 101 may be made with other material such as e.g. metal, ceramics, glass, plastics, polymer or a combination thereof, where such materials are made to have a continuous open porosity. In some embodiments, the carrier is made of a material that can withstand temperatures of the encapsulation process (e.g. 150 C).
[0020] In one embodiment, carrier 101 has pores with a .2 micron diameter pore size and a coefficient of thermal expansion (CTE) of 8 parts per million (ppm). In other embodiments, the pore size of carrier 101 may range from .02 microns up to 30 microns. In other embodiments, the pore size may be bigger. However, in some embodiments, a larger pore size may affect the smoothness of the surface of the carrier beyond a smoothness level that is desired. In one embodiment, the desired smoothness of the surface of the carrier is dependent upon the type of adhesive structure utilized for attachment of IC die. With some embodiments, the adhesive structure may be applied as a planar layer thereby allowing for a carrier to have larger pore sizes.
[0021] A carrier with pores of a smaller pore size may be used. However, with a smaller pore size, a reduced amount of solvent passes thought the carrier. With some embodiments, the time needed for reducing the strength of the adhesive structure is dependent upon the amount of solvent passing through the carrier. Accordingly, with some embodiments, carriers with an open continuous porosity of a .02 micron diameter pour size or greater are utilized depending upon the amount of solvent desired to be passed through. Also, utilizing a carrier with pores of a smaller size may affect the reusability of the carrier in that the small pores may become clogged.
[0022] With other embodiments, carrier 101 may have CTE of other values. In some embodiments, the CTE of carrier 101 is less than the CTE of an encapsulant used for encapsulating the IC die. In some embodiments, the encapsulant has a CTE ranging from .5- 20 ppm.
[0023] Referring to Figure 2, tape 203 is applied to the top surface of carrier 101. Prior to applying tape 203, carrier 101 is cleaned e.g. by baking and scrubbing. In one embodiment, tape 203 is a two sided adhesive tape. The die side (the top side in the view of Figure 2) of tape 203 has a silicone adhesive material with a thickness of 50 microns, but may be of other thicknesses (e.g. 12-100 microns) and/or of other adhesive materials (e.g. acrylic or organic) in other embodiments..
[0024] In one embodiment, the carrier side (the bottom side in the view of Figure 2) of tape 203 has a silicone adhesive material with a thickness of 75 microns. In other embodiments, the carrier side adhesive material may be of other types of adhesive material (e.g. acrylic or organic) and/or may be of other thicknesses. In some embodiments, the thickness of the carrier side adhesive material should be thick enough to fill in pores or other voids in the top side of carrier 101 so as to "planarize" the top surface of carrier 101. However, in some embodiments, the maximum thickness of the carrier side adhesive material is limited by the ability to release the carrier from tape 203 with solvent. In some embodiments, the thickness of the carrier side adhesive material may range from 12-100 microns, but may be of other thicknesses in other embodiments. In one embodiment, the tape has an adhesive material on the die side that is greater than 30 microns and an adhesive material on the carrier side that is greater than 50 microns. In some embodiments, the silicone adhesive may have additives to increase or decrease the silicone strength. In one embodiment, the die side and carrier side adhesive materials are separated by a tape carrier (e.g. polyester or polyamide).
[0025] Figure 3 shows a cross sectional view of carrier 101 after an encapsulant mold is placed on top of tape 203. Mold 305 has an opening 307 for exposing the middle portion of tape 203.
[0026] Referring to Figure 4, integrated circuit die 403 and 405 are placed on tape 203 in opening 307 in predefined locations. In one embodiment, multiple die are placed in an array configuration (e.g. 4 x 6, 6 x 6, or 8 x 8) on tape 203. In one embodiment, the die are placed on tape 203 by a standard pick and place method, but may be placed on tape 203 by other methods.
[0027] In one embodiment, die 403 and 405 include integrated circuits built on a semiconductor wafer which was subsequently singulated into separate die. In the embodiment shown, die 403 and 405 have a flip chip configuration and are placed active side down on tape 203, wherein the bond pads (not show) are located on the bottom sides of die 403 and 405 relative to the view shown in Figure 4.
[0028] Referring to Figure 5, an encapsulant material is dispensed (e.g. with syringe and robotic needle) into opening 307 to form an encapsulant 503 that encapsulates die 403 and 405 in an encapsulated structure 505. In other embodiments, encapsulant 503 may be formed by other encapsulating processes such as e.g. screen print, extrusion coating, transfer mold, ejection mold, glob top, or other encapsulating processes.
[0029] Referring to Figure 6, the bottom portion of carrier 101 is placed in a solvent bath 603. Solvent from solvent bath 603 is absorbed up through the carrier via a capillary action where it contacts the carrier side adhesive material of tape 203. The solvent breaks down the adhesive strength of the carrier side adhesive material of tape 203. In one embodiment where the solvent is acetone and the adhesive material is a silicone adhesive, the solvent softens the adhesive property of the silicone adhesive. In one embodiment, the bottom portion of carrier 101 is placed in bath 603 for about 5 minutes before carrier 101 separates from tape 203. In other embodiments, a greater portion of the carrier may be submerged in bath 603. In some embodiments, the entire carrier/mold/encapsulated structure may be submerged in bath 603.
[0030] One advantage of using a porous carrier where solvent passes through the carrier is that the carrier removal process may be performed at room temperature, or in some embodiments, at least at temperatures below the transition temperature (Tg) of the encapsulant. Thus, the carrier may be removed from the encapsulated structure 505 without causing die 403 and 405 to drift within encapsulated structure 505. In one embodiment, the transition temperature of encapsulant 503 is about 140 C. In other embodiments, other types of encapsulant material may have a Tg ranging from 90 C to 200 C.
[0031] Figure 7 shows a cross sectional view of mold 305, encapsulated structure 505, and tape 203 after carrier 101 has been removed.
[0032] Referring to Figure 8, tape 203 is pulled from encapsulated structure 505 and mold 305. Referring to Figure 9, mold 305 is removed from encapsulated structure 505. In some embodiments, structure 505 is subject to further buildup processes (e.g. dielectric and metal interconnect processing) on the active side of the die to form interconnect structures (not shown). Encapsulated structure 505 is then singulated into a plurality of packaged ICs.
[0033] In one embodiment, each packaged IC includes one IC die (e.g. 403). However, in other embodiments, each packaged IC may include multiple die (e.g. in stacked or side by side configurations). Also, package ICs of other embodiments may include stand alone devices (e.g. transistors, filters, capacitors, amplifiers) that are encapsulated in the encapsulant (e.g. 503). These additional items by be placed on tape 203 prior to encapsulation. In some embodiments, entire embedded systems (e.g. multichip modules, RF systems, or other wireless or information processing systems) may be included in a packaged IC.
[0034] In other embodiments, a package substrate may be located between tape 203 and the IC die (e.g. 405) with, in some embodiments, the package substrate defining the bottom portion of the encapsulant. In one embodiment, the IC die are mounted to the packaged substrate, and then the package substrate is placed in opening 307. In other embodiments, the package substrate is first placed on tape 203 in opening 307 and then the IC die are placed on the substrate. In other embodiments, the die may be placed on the packaged substrate active side up wherein wire bonds are attached to bond pads on the active side and bond pads on the package substrate prior to encapsulation.
[0035] In other embodiments, other types of adhesive structures may be used in place of tape 203. For example, two layers of tape may used for attaching an integrated circuit die. One layer of tape would have adhesive material on two sides and the other layer would have adhesive on only one side.
[0036] In other embodiments, photo resist or other types of adhesives (e.g. organic adhesives) may be used as an adhesive structure for attaching the die to the carrier. In some such embodiments, a first layer of photo resist (not shown) would be applied to the top surface of carrier 101. After the curing process to cure the first layer of photo resist, a second layer of photo resist is applied on the cured layer of photo resist. The IC die are then placed on the second layer of photo resist. Afterwards, the second layer of photo resist is cured. In another embodiment, a dry film photo resist or other adhesive may be used where only one layer is used for attaching the die to the carrier. An example of one such adhesive is RISTON as sold byDUPONT.
[0037] With some embodiments having a photo resist or adhesive structure, acetone or N- Methyl 2-Pyn-olidone (NMP) may be used as a solvent that dissolves the photo resist or adhesive layer(s) (e.g. as when the bottom portion of carrier 101 is placed in a solvent bath). [0038] In other embodiments, other types of adhesive structures may be used including, e.g., other types of adhesive materials or other types of photo resist materials. In some embodiments, the adhesive structure is able to withstand curing temperatures for curing the encapsulant.
[0039] In one aspect of the invention, a method includes providing a porous carrier, providing an adhesive structure overlying the porous carrier, and placing a first integrated circuit die over the adhesive structure. The method also includes encapsulating the first integrated circuit die to form an encapsulated structure and separating the porous carrier from the encapsulated structure.
[0040] In another aspect of the invention, a method includes providing a porous carrier, adhering an adhesive structure to the porous carrier, and placing at least one integrated circuit die over the adhesive structure. The method also includes encapsulating the at least one integrated circuit die to form an encapsulated structure and removing the porous carrier from the encapsulated structure. The removing includes using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the porous carrier.
[0041] In another aspect of the invention, a method includes providing a reusable porous carrier including pores with a pore size diameter of at least 0.02 microns, adhering an adhesive structure to the reusable porous carrier, and placing a plurality of integrated circuit die in an array configuration over the adhesive structure. The method also includes encapsulating the plurality of integrated circuit die to form an encapsulated structure and separating the reusable porous carrier from the encapsulated structure. The separating comprises using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the reusable porous carrier.
[0042] While particular embodiments of the present invention have been shown and described, it will be recognized to those skilled in the art that, based upon the teachings herein, further changes and modifications may be made without departing from this invention and its broader aspects, and thus, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention.

Claims

CLAIMSWhat is claimed is:
1. A method comprising: providing a porous carrier; providing an adhesive structure overlying the porous carrier; placing a first integrated circuit die over the adhesive structure; encapsulating the first integrated circuit die to form an encapsulated structure; and separating the porous carrier from the encapsulated structure.
2. The method of claim 1, wherein the adhesive structure comprises an adhesive material in contact with the porous carrier, and wherein the separating the porous carrier from the encapsulated structure comprises using a solvent that is passed through the porous carrier to affect the adhesive structure.
3. The method of claim 2, wherein the using the solvent to affect the adhesive structure comprises using the solvent to reduce adhesive strength between the porous carrier and the adhesive material of the adhesive structure.
4. The method of claim 2, wherein the adhesive material is soluble by the solvent that is passed through the porous carrier.
5. The method of claim 1, wherein the adhesive structure comprises tape.
6. The method of claim 1, wherein the adhesive structure comprises two-sided adhesive tape.
7. The method of claim 6, wherein the two-sided adhesive tape comprises a die side adhesive material having a thickness of at least 30 microns and a carrier side adhesive material having a thickness of at least 50 microns, wherein the carrier side adhesive material is between the die side adhesive material and the porous carrier.
8. The method of claim 1, wherein the adhesive structure comprises photo resist.
9. The method of claim 1, wherein the porous carrier comprises at least one material selected from a group consisting of metal, ceramic, glass, plastic, and polymer.
10. The method of claim 1, wherein the porous carrier comprises aluminum oxide embedded in a glass matrix.
11. The method of claim 1 , further comprising: prior to the encapsulating, placing a second integrated circuit die over the adhesive structure, wherein the encapsulating comprises encapsulating the first integrated circuit die and the second integrated circuit die to form the encapsulated structure.
12. The method of claim 1, wherein after the separating the porous carrier from the encapsulated structure, the method further comprises: providing a second adhesive structure overlying the porous carrier; placing a second integrated circuit die over the adhesive structure; encapsulating the second integrated circuit die to form a second encapsulated structure; and separating the porous carrier from the second encapsulated structure.
13. The method of claim 1, wherein the porous carrier comprises pores having a pore size diameter in a range of 0.02 microns to 30 microns.
14. The method of claim 1 , wherein the porous carrier is characterized by an open continuous porosity having at least a 0.02 microns diameter pore size.
15. The method of claim 14, wherein the open continuous porosity has at most a 0.3 microns diameter pore size.
16. A method comprising: providing a porous carrier; adhering an adhesive structure to the porous carrier; placing at least one integrated circuit die over the adhesive structure; encapsulating the at least one integrated circuit die to form an encapsulated structure; and removing the porous carrier from the encapsulated structure, wherein the removing comprises using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the porous carrier.
17. The method of claim 16, wherein the solvent softens at least a portion of the adhesive structure.
18. The method of claim 16, wherein the solvent dissolves at least a portion of the adhesive structure.
19. The method of claim 16, wherein the removing the porous carrier is performed at a temperature below a transition temperature (Tg) of an encapsulant material used in the encapsulating.
20. The method of claim 16, wherein the adhesive structure comprises a tape.
21. The method of claim 20, wherein the tape comprises a die side adhesive material having a thickness of at least 30 microns and a carrier side adhesive material having a thickness of at least 50 microns, wherein the canier side adhesive material is in contact with the porous carrier.
22. The method of claim 16, wherein the placing at least one integrated circuit die over the adhesive structure comprises placing a plurality of integrated circuit die in an anay configuration over the adhesive structure, and wherein the encapsulating comprises encapsulating the plurality of integrated circuit die.
23. The method of claim 16, wherein the porous carrier is be reusable.
24. The method of claim 16, wherein the porous carrier comprises pores having a pore size diameter in a range of 0.02 microns to 30 microns.
25. The method of claim 16, wherein the porous carrier is characterized by an open continuous porosity having at least a 0.02 microns diameter pore size.
26. The method of claim 25, wherein the open continuous porosity has at most a 0.3 microns diameter pore size.
27. The method of claim 16, wherein the porous carrier comprises at least one material selected from a group consisting of metal, ceramic, glass, plastic, and polymer.
28. The method of claim 16, wherein the using the solvent that is passed through the porous carrier comprises placing at least a portion of the porous carrier into a bath having the solvent wherein the solvent is absorbed through the porous carrier via capillary action.
29. The method of claim 16, wherein the placing the at least one integrated circuit die over the adhesive structure comprises: placing the at least one integrated circuit die over a package substrate; and placing the package substrate over the adhesive structure.
30. A method comprising: providing a reusable porous carrier including pores with a pore size diameter of at least 0.02 microns; adhering an adhesive structure to the reusable porous carrier; placing a plurality of integrated circuit die in an array configuration over the adhesive structure; encapsulating the plurality of integrated circuit die to form an encapsulated structure; and separating the reusable porous carrier from the encapsulated structure, wherein the separating comprises using a solvent that is passed through the porous carrier to reduce adhesive strength between the adhesive structure and the reusable porous carrier.
31. The method of claim 30, wherein after the separating, the method further comprises: adhering a second adhesive structure to the reusable porous carrier; placing a second plurality of integrated circuit die over the second adhesive structure; encapsulating the second plurality of integrated circuit die to form a second encapsulated structure; and separating the reusable porous carrier from the second encapsulated structure.
32. The method of claim 30, wherein the reusable porous carrier comprises at least one material selected from a group consisting of metal, ceramic, glass, plastic, and polymer.
33. The method of claim 30, wherein the reusable porous carrier comprises aluminum oxide embedded in a glass matrix.
34. The method of claim 30, wherein the reusable porous carrier is characterized by an open continuous porosity having at most a 0.3 microns diameter pore size.
35. The method of claim 30, wherein the separating is performed at a temperature of at most 90 degrees Celsius.
EP05705847A 2004-02-09 2005-01-12 Die encapsulation using a porous carrier Withdrawn EP1721332A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/774,977 US7015075B2 (en) 2004-02-09 2004-02-09 Die encapsulation using a porous carrier
PCT/US2005/001529 WO2005076794A2 (en) 2004-02-09 2005-01-12 Die encapsulation using a porous carrier

Publications (1)

Publication Number Publication Date
EP1721332A2 true EP1721332A2 (en) 2006-11-15

Family

ID=34827103

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05705847A Withdrawn EP1721332A2 (en) 2004-02-09 2005-01-12 Die encapsulation using a porous carrier

Country Status (6)

Country Link
US (1) US7015075B2 (en)
EP (1) EP1721332A2 (en)
JP (1) JP4555835B2 (en)
CN (1) CN1918702B (en)
TW (1) TWI389221B (en)
WO (1) WO2005076794A2 (en)

Families Citing this family (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6930256B1 (en) 2002-05-01 2005-08-16 Amkor Technology, Inc. Integrated circuit substrate having laser-embedded conductive patterns and method therefor
US7548430B1 (en) 2002-05-01 2009-06-16 Amkor Technology, Inc. Buildup dielectric and metallization process and semiconductor package
US9691635B1 (en) 2002-05-01 2017-06-27 Amkor Technology, Inc. Buildup dielectric layer having metallization pattern semiconductor package fabrication method
US7633765B1 (en) 2004-03-23 2009-12-15 Amkor Technology, Inc. Semiconductor package including a top-surface metal layer for implementing circuit features
US7361533B1 (en) 2002-11-08 2008-04-22 Amkor Technology, Inc. Stacked embedded leadframe
US6905914B1 (en) 2002-11-08 2005-06-14 Amkor Technology, Inc. Wafer level package and fabrication method
US7723210B2 (en) 2002-11-08 2010-05-25 Amkor Technology, Inc. Direct-write wafer level chip scale package
US11081370B2 (en) 2004-03-23 2021-08-03 Amkor Technology Singapore Holding Pte. Ltd. Methods of manufacturing an encapsulated semiconductor device
US10811277B2 (en) 2004-03-23 2020-10-20 Amkor Technology, Inc. Encapsulated semiconductor package
US7572681B1 (en) 2005-12-08 2009-08-11 Amkor Technology, Inc. Embedded electronic component package
US20070212813A1 (en) * 2006-03-10 2007-09-13 Fay Owen R Perforated embedded plane package and method
US7902660B1 (en) 2006-05-24 2011-03-08 Amkor Technology, Inc. Substrate for semiconductor device and manufacturing method thereof
US8137417B2 (en) 2006-09-29 2012-03-20 Semiconductor Energy Laboratory Co., Ltd. Peeling apparatus and manufacturing apparatus of semiconductor device
TWI430435B (en) 2006-09-29 2014-03-11 半導體能源研究所股份有限公司 Semiconductor device manufacturing method
US7550857B1 (en) 2006-11-16 2009-06-23 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US7476563B2 (en) 2006-11-17 2009-01-13 Freescale Semiconductor, Inc. Method of packaging a device using a dielectric layer
US7696016B2 (en) * 2006-11-17 2010-04-13 Freescale Semiconductor, Inc. Method of packaging a device having a tangible element and device thereof
US7807511B2 (en) 2006-11-17 2010-10-05 Freescale Semiconductor, Inc. Method of packaging a device having a multi-contact elastomer connector contact area and device thereof
US7588951B2 (en) * 2006-11-17 2009-09-15 Freescale Semiconductor, Inc. Method of packaging a semiconductor device and a prefabricated connector
US20080182363A1 (en) * 2007-01-31 2008-07-31 Freescale Semiconductor, Inc. Method for forming a microelectronic assembly including encapsulating a die using a sacrificial layer
TWI360207B (en) * 2007-10-22 2012-03-11 Advanced Semiconductor Eng Chip package structure and method of manufacturing
US7802359B2 (en) * 2007-12-27 2010-09-28 Freescale Semiconductor, Inc. Electronic assembly manufacturing method
US8609471B2 (en) * 2008-02-29 2013-12-17 Freescale Semiconductor, Inc. Packaging an integrated circuit die using compression molding
WO2009156970A1 (en) 2008-06-26 2009-12-30 Nxp B.V. Packaged semiconductor product and method for manufacture thereof
US7741151B2 (en) * 2008-11-06 2010-06-22 Freescale Semiconductor, Inc. Integrated circuit package formation
JP5586920B2 (en) * 2008-11-20 2014-09-10 株式会社半導体エネルギー研究所 Method for manufacturing flexible semiconductor device
US7960827B1 (en) 2009-04-09 2011-06-14 Amkor Technology, Inc. Thermal via heat spreader package and method
US8623753B1 (en) 2009-05-28 2014-01-07 Amkor Technology, Inc. Stackable protruding via package and method
US8222538B1 (en) 2009-06-12 2012-07-17 Amkor Technology, Inc. Stackable via package and method
TWI456715B (en) * 2009-06-19 2014-10-11 日月光半導體製造股份有限公司 Chip package structure and method of manufacturing same
TWI466259B (en) * 2009-07-21 2014-12-21 日月光半導體製造股份有限公司 Semiconductor package, method of manufacturing the same, and method of manufacturing a re-wipe wafer encapsulant
TWI405306B (en) * 2009-07-23 2013-08-11 日月光半導體製造股份有限公司 Semiconductor package, method of manufacturing the same, and repeating wafer encapsulant
US8471154B1 (en) 2009-08-06 2013-06-25 Amkor Technology, Inc. Stackable variable height via package and method
US8796561B1 (en) 2009-10-05 2014-08-05 Amkor Technology, Inc. Fan out build up substrate stackable package and method
US20110084372A1 (en) 2009-10-14 2011-04-14 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US8378466B2 (en) * 2009-11-19 2013-02-19 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with electromagnetic interference shielding
US8327532B2 (en) * 2009-11-23 2012-12-11 Freescale Semiconductor, Inc. Method for releasing a microelectronic assembly from a carrier substrate
TWI497679B (en) * 2009-11-27 2015-08-21 日月光半導體製造股份有限公司 Semiconductor package and method of manufacturing same
US8937381B1 (en) 2009-12-03 2015-01-20 Amkor Technology, Inc. Thin stackable package and method
US9691734B1 (en) 2009-12-07 2017-06-27 Amkor Technology, Inc. Method of forming a plurality of electronic component packages
US8569894B2 (en) 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8372689B2 (en) * 2010-01-21 2013-02-12 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with three-dimensional fan-out and manufacturing methods thereof
US8536462B1 (en) 2010-01-22 2013-09-17 Amkor Technology, Inc. Flex circuit package and method
US8320134B2 (en) * 2010-02-05 2012-11-27 Advanced Semiconductor Engineering, Inc. Embedded component substrate and manufacturing methods thereof
TWI411075B (en) * 2010-03-22 2013-10-01 日月光半導體製造股份有限公司 Semiconductor package and method of manufacturing same
US8278746B2 (en) 2010-04-02 2012-10-02 Advanced Semiconductor Engineering, Inc. Semiconductor device packages including connecting elements
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8300423B1 (en) 2010-05-25 2012-10-30 Amkor Technology, Inc. Stackable treated via package and method
US8294276B1 (en) 2010-05-27 2012-10-23 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8338229B1 (en) 2010-07-30 2012-12-25 Amkor Technology, Inc. Stackable plasma cleaned via package and method
US8717775B1 (en) 2010-08-02 2014-05-06 Amkor Technology, Inc. Fingerprint sensor package and method
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8337657B1 (en) 2010-10-27 2012-12-25 Amkor Technology, Inc. Mechanical tape separation package and method
US8482134B1 (en) 2010-11-01 2013-07-09 Amkor Technology, Inc. Stackable package and method
US9748154B1 (en) 2010-11-04 2017-08-29 Amkor Technology, Inc. Wafer level fan out semiconductor device and manufacturing method thereof
US8525318B1 (en) 2010-11-10 2013-09-03 Amkor Technology, Inc. Semiconductor device and fabricating method thereof
US8941222B2 (en) 2010-11-11 2015-01-27 Advanced Semiconductor Engineering Inc. Wafer level semiconductor package and manufacturing methods thereof
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8557629B1 (en) 2010-12-03 2013-10-15 Amkor Technology, Inc. Semiconductor device having overlapped via apertures
US8535961B1 (en) 2010-12-09 2013-09-17 Amkor Technology, Inc. Light emitting diode (LED) package and method
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US9721872B1 (en) 2011-02-18 2017-08-01 Amkor Technology, Inc. Methods and structures for increasing the allowable die size in TMV packages
US9013011B1 (en) 2011-03-11 2015-04-21 Amkor Technology, Inc. Stacked and staggered die MEMS package and method
KR101140113B1 (en) 2011-04-26 2012-04-30 앰코 테크놀로지 코리아 주식회사 Semiconductor device
US8653674B1 (en) 2011-09-15 2014-02-18 Amkor Technology, Inc. Electronic component package fabrication method and structure
US8633598B1 (en) 2011-09-20 2014-01-21 Amkor Technology, Inc. Underfill contacting stacking balls package fabrication method and structure
US9029962B1 (en) 2011-10-12 2015-05-12 Amkor Technology, Inc. Molded cavity substrate MEMS package fabrication method and structure
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
TWI449152B (en) 2011-12-21 2014-08-11 財團法人工業技術研究院 Semiconductor component stack structure
JP5903920B2 (en) * 2012-02-16 2016-04-13 富士通株式会社 Semiconductor device manufacturing method and electronic device manufacturing method
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method
KR101429344B1 (en) 2012-08-08 2014-08-12 앰코 테크놀로지 코리아 주식회사 Semiconductor Package and Manufacturing Methode thereof
KR20140038116A (en) 2012-09-20 2014-03-28 제이앤제이 패밀리 주식회사 Led lamp
US9799592B2 (en) 2013-11-19 2017-10-24 Amkor Technology, Inc. Semicondutor device with through-silicon via-less deep wells
KR101366461B1 (en) 2012-11-20 2014-02-26 앰코 테크놀로지 코리아 주식회사 Semiconductor device and manufacturing method thereof
KR101488590B1 (en) 2013-03-29 2015-01-30 앰코 테크놀로지 코리아 주식회사 Semiconductor device and manufacturing method thereof
CN105474355B (en) 2013-08-06 2018-11-13 株式会社半导体能源研究所 Stripping method
TWI777433B (en) 2013-09-06 2022-09-11 日商半導體能源研究所股份有限公司 Light-emitting device and method for manufacturing light-emitting device
KR101607981B1 (en) 2013-11-04 2016-03-31 앰코 테크놀로지 코리아 주식회사 Interposer and method for manufacturing the same, and semiconductor package using the same
US9937698B2 (en) 2013-11-06 2018-04-10 Semiconductor Energy Laboratory Co., Ltd. Peeling method and light-emitting device
US10147630B2 (en) * 2014-06-11 2018-12-04 John Cleaon Moore Sectional porous carrier forming a temporary impervious support
TWI695525B (en) 2014-07-25 2020-06-01 日商半導體能源研究所股份有限公司 Separation method, light-emitting device, module, and electronic device
US10259207B2 (en) 2016-01-26 2019-04-16 Semiconductor Energy Laboratory Co., Ltd. Method for forming separation starting point and separation method
US9960328B2 (en) 2016-09-06 2018-05-01 Amkor Technology, Inc. Semiconductor device and manufacturing method thereof

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918811A (en) 1986-09-26 1990-04-24 General Electric Company Multichip integrated circuit packaging method
US5032543A (en) 1988-06-17 1991-07-16 Massachusetts Institute Of Technology Coplanar packaging techniques for multichip circuits
US5250843A (en) 1991-03-27 1993-10-05 Integrated System Assemblies Corp. Multichip integrated circuit modules
US5144747A (en) 1991-03-27 1992-09-08 Integrated System Assemblies Corporation Apparatus and method for positioning an integrated circuit chip within a multichip module
US5474958A (en) * 1993-05-04 1995-12-12 Motorola, Inc. Method for making semiconductor device having no die supporting surface
US5620928A (en) * 1995-05-11 1997-04-15 National Semiconductor Corporation Ultra thin ball grid array using a flex tape or printed wiring board substrate and method
US5866952A (en) 1995-11-30 1999-02-02 Lockheed Martin Corporation High density interconnected circuit module with a compliant layer as part of a stress-reducing molded substrate
US5841193A (en) 1996-05-20 1998-11-24 Epic Technologies, Inc. Single chip modules, repairable multichip modules, and methods of fabrication thereof
US5830800A (en) * 1997-04-11 1998-11-03 Compeq Manufacturing Company Ltd. Packaging method for a ball grid array integrated circuit without utilizing a base plate
DE19752195A1 (en) * 1997-11-25 1999-06-17 Siemens Ag Semiconductor component has a two-sided adhesive coated lead-on-chip tape with an aluminum oxide support
KR100266138B1 (en) * 1998-06-24 2000-09-15 윤종용 Method for manufacturing chip scale package
US6613413B1 (en) * 1999-04-26 2003-09-02 International Business Machines Corporation Porous power and ground planes for reduced PCB delamination and better reliability
US6370293B1 (en) * 1999-09-16 2002-04-09 Lucent Technologies, Inc. Flexible optical circuits having optical fibers encapsulated between porous substrates and methods for fabricating same
JP2001313350A (en) * 2000-04-28 2001-11-09 Sony Corp Chip-shaped electronic component, method for manufacturing the same, pseudo wafer used for the manufacture thereof, and method for manufacturing the same
US6528145B1 (en) * 2000-06-29 2003-03-04 International Business Machines Corporation Polymer and ceramic composite electronic substrates
KR100414479B1 (en) * 2000-08-09 2004-01-07 주식회사 코스타트반도체 Implantable circuit tapes for implanted semiconductor package and method for manufacturing thereof
US6734534B1 (en) 2000-08-16 2004-05-11 Intel Corporation Microelectronic substrate with integrated devices
JP2002362677A (en) * 2001-06-06 2002-12-18 Nitto Denko Corp Carrier tape for chip-like electronic components and method of using the same
JP4100936B2 (en) * 2002-03-01 2008-06-11 Ｎｅｃエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP2003303919A (en) * 2002-04-10 2003-10-24 Hitachi Ltd Semiconductor device and manufacturing method thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2005076794A2 *

Also Published As

Publication number Publication date
CN1918702B (en) 2010-05-26
WO2005076794A2 (en) 2005-08-25
TW200531189A (en) 2005-09-16
US20050176180A1 (en) 2005-08-11
WO2005076794A3 (en) 2006-01-19
CN1918702A (en) 2007-02-21
JP2007522675A (en) 2007-08-09
TWI389221B (en) 2013-03-11
US7015075B2 (en) 2006-03-21
JP4555835B2 (en) 2010-10-06

Similar Documents

Publication Publication Date Title
US7015075B2 (en) Die encapsulation using a porous carrier
US20080182363A1 (en) Method for forming a microelectronic assembly including encapsulating a die using a sacrificial layer
US8101527B2 (en) Dicing film having shrinkage release film and method for manufacturing semiconductor package using the same
US7202107B2 (en) Method for producing a semiconductor component with a plastic housing and carrier plate for performing the method
US8609471B2 (en) Packaging an integrated circuit die using compression molding
KR100610629B1 (en) Circuit tapes with adhesive films, semiconductor devices and manufacturing methods thereof
CN1333462C (en) Laminated sheet
US20150008566A1 (en) Method and structure of panelized packaging of semiconductor devices
US20090079064A1 (en) Methods of forming a thin tim coreless high density bump-less package and structures formed thereby
WO2010045754A1 (en) Method for singulating electronic components from a substrate
US8327532B2 (en) Method for releasing a microelectronic assembly from a carrier substrate
JP2019515509A (en) Floating die package
US8232140B2 (en) Method for ultra thin wafer handling and processing
CN101369561A (en) Semiconductor chip package, electronic device and manufacturing method thereof
US9257341B2 (en) Method and structure of packaging semiconductor devices
US10163804B2 (en) Molding structure for wafer level package
US7476568B2 (en) Wafer-level assembly of heat spreaders for dual IHS packages
US20080200037A1 (en) Method of thinning a wafer
KR20080095797A (en) Laminated package with releasing layer and forming method thereof
TWI240386B (en) Package for semiconductor components and method for producing the same
TWI425580B (en) Method of manufacturing a semiconductor chip package module
US20240379514A1 (en) Coreless substrates and manufacutring methods thereof
KR20050014714A (en) High reliability chip scale package

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060802

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20140801