EP1652198A1 - Compact impedance transformation circuit - Google Patents

Compact impedance transformation circuit

Info

Publication number
EP1652198A1
EP1652198A1 EP20040744561 EP04744561A EP1652198A1 EP 1652198 A1 EP1652198 A1 EP 1652198A1 EP 20040744561 EP20040744561 EP 20040744561 EP 04744561 A EP04744561 A EP 04744561A EP 1652198 A1 EP1652198 A1 EP 1652198A1
Authority
EP
European Patent Office
Prior art keywords
impedance transformation
circuit
contact pad
wire
transformation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP20040744561
Other languages
German (de)
French (fr)
Other versions
EP1652198B1 (en
Inventor
Igor I. Blednov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP20040744561 priority Critical patent/EP1652198B1/en
Publication of EP1652198A1 publication Critical patent/EP1652198A1/en
Application granted granted Critical
Publication of EP1652198B1 publication Critical patent/EP1652198B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38—Impedance-matching networks
    • H03H7/383—Impedance-matching networks comprising distributed impedance elements together with lumped impedance elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/0006—Printed inductances
    • H01F17/0033—Printed inductances with the coil helically wound around a magnetic core
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/02—Fixed inductances of the signal type  without magnetic core
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
    • H01P5/00—Coupling devices of the waveguide type
    • H01P5/02—Coupling devices of the waveguide type with invariable factor of coupling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6605—High-frequency electrical connections
    • H01L2223/6611—Wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4801—Structure
    • H01L2224/48011—Length
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/4917—Crossed wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/207—Diameter ranges
    • H01L2924/20753—Diameter ranges larger or equal to 30 microns less than 40 microns
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30105—Capacitance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H01L2924/30111—Impedance matching

Definitions

  • the present invention relates to a compact impedance transformation circuit according to claim 1, a multiple-coupled wire impedance transformation circuit according to claim 13, and a radio frequency device according to claim 15.
  • BTS Base Transceiver Stations
  • the radio frequency (RF) circuit miniaturization problem is especially important for Mobile Communications equipment, which use the lower part of RF band (0.8...2.2) GHz, where the distributed circuits, e.g. impedance transformers, delay lines, RF decoupling networks and so on, occupy rather big part of the design.
  • the distributed circuits e.g. impedance transformers, delay lines, RF decoupling networks and so on
  • the same line considered with an impedance of Zo 10 Ohm, frequently used for Power Amplifiers design, than it will take even more, e.g. an area around (12x32.4) mm 2 .
  • One major concern in high frequency circuit design is the need for impedance transformation circuits.
  • a significant area, for instance, of RF amplifiers is occupied with such impedance transformation circuits. This is especially important for power amplifiers, where the input and output impedances of the RF power circuit devices are low, e.g. 0.5 to 3 Ohms.
  • Fig. 4 shows a well-known commonly used one cell pre-match circuit 100 with partial opposing inductive coupling between wire loops 131, 132.
  • the circuit 100 is used, for instance, in impedance matching of high power devices with low input and output impedance.
  • the impedance transformation circuit 100 is used for impedance transformation between a first contact pad 151 and a second contact pad 152 being spaced-apart and formed on substrates 121, 122. To that effect, the first contact pad 151 provides an input connection and the second contact pad 152 an output connection of the impedance transformation circuit 100.
  • a capacitor 140 e.g. a MOS capacitor, having a plate 141, which provides a electrical connection between the wire loops 131, 132.
  • the MOS capacitor 140 is formed on a substrate 123 and is arranged between the first and the second contact pads 151 , 152.
  • the wire loop 131 is formed between the substrates 121, 123 and the first contact pad 151 and the plate 141 of the MOS capacitor 140 are connected by the wire loop 131.
  • the wire loop 132 is formed between the substrates 123, 122 and the second contact pad 152 and the plate 141 of the MOS capacitor 140 are connected by the wire lop 1332.
  • the wire loop 131 and the wire loop 132 have the shape of an arc and are arranged as much as possible spaced apart to each other for avoiding mutual inductance between both wire loops 131, 132 . However, there is nevertheless a partial mutual inductance between the wire loops 131, 132.
  • the mutual inductance of both wire loops 131, 132 decreases the over all inductance of both wire loops 131, 132.
  • the mutual inductance is a limitation in circuit design of such an impedance transformation circuit 100.
  • the impedance transformation circuit 100 needs much area and also much bond wire length, which is a important factor in production cost, especially if gold is used as wire material.
  • the parasitic inductive coupling is an inductance which is described as a mutual inductance M between the both bond wires loops 21, 22.
  • the resultant inductance is the sum of LI and L2 reduced by twice the mutual inductance M.
  • an out-of-plane microcoil using bond wires is introduced.
  • the out-of-plane microcoil includes conductive traces formed on a substrate.
  • the conductive traces are connected by use of standard wire bonding techniques.
  • the conductive traces of each microcoil include first and second spaced-apart contact pads and an elongated interconnect line located between the first and second contact pads. Wire bonding is performed such that a first extends from the first contact pad over the substrate surface to a first end of the interconnect line, and a second wire extends from the second contact pad over the substrate to a second end of the interconnect line.
  • EP 1 202 296 A 1 discloses micro coils with large values; however, there is no use thereof in order to provide impedance transformation with desired properties in circuits for RF applications.
  • an impedance transformation circuit of the present invention provides impedance transformation between a first contact pad and a second contact pad being spaced-apart and formed on a substrate.
  • the first contact pad is at least used as an input connection and the second contact pad at least as an output connection of the impedance transformation circuit.
  • the impedance transformation circuit comprises further at least a first circuit element, which provides a contact area formed on the substrate and which is arranged adjacent and between the first and the second contact pad. Further, there is a first wire element extending over the substrate, which connects the first contact pad and a first end portion of the contact area of the first circuit element.
  • the wire elements can be formed, for instance, by use of bond wires during a bonding process step in circuit production.
  • the contact area of the first circuit element is shaped to provide a capacitive connection with a predetermined capacitance between the contact area and a fixed reference potential.
  • the fixed reference potential can be any fixed potential, however it is preferred to be a ground potential of the whole circuit. It is understood that also a connection to a potential of a voltage source of the whole circuit can be used.
  • the first wire element and the at least second wire element are formed with the same shape and are arranged substantially in parallel to each other.
  • the first contact pad and the second contact pad can be located at opposite sides of the contact area of the at least first circuit element. This helps also to increase packing density of the impedance transformation circuit.
  • a current flowing in the impedance transformation circuit flows in parallel through both wire elements and in the same direction.
  • the mutual inductance between both wire elements helps increasing the over all inductance of the both wire elements, i.e. the mutual inductance is no longer a problem in circuit design of such impedance transformation circuit.
  • the inventor has experienced that the first circuit element can be realized effectively by a metal layer deposited on the top of the substrate or by an oxide semiconductor (MOS) capacitor that can be easily implemented on the substrate.
  • MOS oxide semiconductor
  • the impedance transformation circuit according to the present invention requires less bond wire length. Further, in general it takes twice less space on the substrate, and provides with same bondwire shape a larger phase shift. Furthermore, with a small modification according to a further development, which is described below, it provides several times wider bandwidth with flat characteristic impedance and linear phase response, and has a flat group delay response in the frequency band. Moreover, it provides a more stable phase response at mismatch conditions.
  • the impedance transformation circuit there is a second circuit element, which can also be located on the substrate.
  • the second circuit element has a first terminal and a second terminal and provides for a predetermined capacitance value between the first and the second terminal.
  • the second circuit element is arranged such that it provides for a capacitive connection between the first contact pad and the second contact pad of the impedance transformation circuit. To that effect, the first terminal is connected to the first connection pad and the second terminal is connected to the second connection pad.
  • the circuit design of an impedance transformation circuit it is also possible to use on or both of the first terminal and the second terminal of the second circuit element as input connection or output connection, respectively, of the impedance transformation circuit.
  • at least one of the first terminal and the second terminal of the second circuit element is connected to the respective one of the first and second contact pads via a wire element extending over the substrate.
  • the second circuit element can be placed nearby the impedance transformation circuit and there is no need for routing a connection line around the whole impedance transformation circuit.
  • the wire element can also be realized by bonding wires as the first and the second wire elements of the impedance transformation circuit.
  • the whole impedance transformation circuit provides several times larger frequency band with flat impedance characteristics, which is quite easy controllable by predetermining the value of the capacitance of the second circuit element in combination with first circuit element.
  • the second circuit element can be a thin film capacitor or a capacitor formed by coupled strip lines on the substrate, or any other appropriate way, which provides a desired capacitance value. It is noted that a very wideband solution of the impedance transformation circuit realized by using two coupled strip lines provides also more flexibility for the respective application needs.
  • the impedance transformation circuit according to the invention is scalable in number of coupled wire elements and first circuit elements.
  • desired lower scaled characteristic impedance of the transformation circuit with higher transformed RF current and power can be achieved, which depend essentially of the overall inductance of the impedance transformation circuit and the overall capacitive connection to ground, and so can conveniently designed by the compact circuit arrangement according to the invention.
  • the impedance transformation circuit according to the present invention can be advantageously used in radio frequency devices from mobile handsets to high power RF transistor modules, in which such circuit can be implemented as a passive circuit block for impedance matching and frequency filtering.
  • RF devices can be, for instance, mobile phones, base stations for radio access networks, or signal converters in cable television (CATV) receivers.
  • CATV cable television
  • Fig. la shows a first embodiment of the impedance transformation circuit formed on a substrate according to the present invention with two bond wires connected together with respective one end at a plate of a MOS capacitor and arranged in parallel such that a current in each bond wire flows in the same direction and the MOS capacitor has a predetermined capacitance which provides a capacitive connection to a ground potential of the impedance transformation circuit;
  • Fig. lb is an equivalent circuit of the impedance transformation circuits of Fig. la (and also of Fig. 2a and Fig. 2b);
  • Fig. lb is an equivalent circuit of the impedance transformation circuits of Fig. la (and also of Fig. 2a and Fig. 2b);
  • Fig. lb is an equivalent circuit of the impedance transformation circuits of Fig. la (and also of Fig. 2a and Fig. 2b);
  • FIG. 2a is an embodiment of a further development of the impedance transformation circuit of the invention where a second capacitance is formed on the substrate, which provides for a predetermined capacitive connection between the input pad and the output pad of the impedance transformation circuit;
  • Fig 2b is further embodiment of the further development of the impedance transformation circuit, which has less parasitic elements;
  • Fig. 3 depicts another further development of the impedance transformation circuit of Fig. la where two impedance transformation circuits are arranged on the substrate adjacent to each other and electrically connected in parallel to each other; and
  • Fig. 4 shows a traditional pre-match circuit in a design with partial coupling between two bond wire loops and a MOS capacitor connected to ground at the middle point of the two bond wires.
  • Fig. la shows a first embodiment of the impedance transformation circuit 10 formed on a substrate 20 with two bond wires 31, 32 connected together with respective one end at a plate 41 of a capacitor 40.
  • the two bond wires 31, 32 are arranged adjacent and in parallel such that a current in each of the bond wires 31, 32 flows in the same direction.
  • the capacitor 40 which can be a MOS capacitor or a capacitor of any other applicable kind, on the substrate 20 is designed to have a predetermined capacitance, which provides a capacitive connection to the ground potential of the whole circuit.
  • the impedance transformation circuit 10 of Fig. la provides impedance transformation between a first contact pad 51 and a second contact pad 52 being spaced-apart and formed on the substrate 20.
  • the first contact pad 51 can be used as an input connection and the second contact pad 52 as an output connection of the impedance transformation circuit 10.
  • the capacitor 40 corresponds to the at least first circuit element of the invention, the plate 41 of which provides the contact area of the invention.
  • the capacitor 40 is formed on the substrate and is arranged adjacent and between the first and the second contact pad 51, 52.
  • the bond wire 31 corresponds to the first wire element of the invention and extends over the substrate 20.
  • the bond wire 31 connects the first contact pad 51 and a first end portion 41a of the plate 41 of the capacitor 40.
  • the bond wire 32 corresponds to the at least second wire element of the invention.
  • the bond wire 32 extends over the substrate 20 and connects the second contact pad 52 and a second end portion 41b of the plate 41 of the capacitor 40.
  • the bond wire 31 and the bond wire 32 have the same shape. Further, the bond wires 31, 32 are arranged substantially in parallel and close to each other. Furthermore, the first contact pad 51 and the second contact pad 52 are located at opposite sides of the plate 41 of the capacitor 40. Due to the arrangement of the bond wires 31, 32, a current (the way of which is symbolically indicated by dotted arrows in the Fig. la) flowing in the transformation circuit flows substantially in parallel through both bond wires 31, 32 and in the same direction. Therefore, the mutual inductance between both bond wires 31 , 32 increases the overall inductance of the both bond wires 31 , 32. Thus, the mutual inductance is not a problem in circuit design of an impedance transformation circuit 10. Fig.
  • the equivalent circuit 10* has an input connection 51 * and an output connection 52*. Further, there are a first inductance 31 * which corresponds to the first bond wire 31 of Fig. la, a second inductance 32* which corresponds to the second bond wire 32 of Fig. la, and a capacitor 40* which corresponds to the capacitor 40 of Fig. la. One end of the capacitor 40* is connected to ground of the equivalent circuit 10* and the opposite end of the capacitor 40* is connected to respective one end of the first inductance 31 * and one end of the second inductance 32*.
  • the first inductance 31 * is connected with its end not connected with the capacitor 40* to the input connection 51 * and the second inductance 32* is connected with its end not connected with the capacitor 40* to the output connection 52*.
  • the loose inductive coupling between the both inductances 31*, 32* is indicated by the parallel arrangement of both elements in the equivalent circuit 10*.
  • the flowing of a current in the same direction and in parallel in the equivalent circuit 10* is indicated by the small dots beside the inductances 31 *, 32*.
  • There is further a capacitor 60* which stands for the overall capacitive coupling of the bond wires 31, 32 of Fig. la. Fig. 2a and Fig.
  • FIG. 2b show embodiments 1 1a, 1 1 b of impedance transformation circuit according to a further development of the invention where a second capacitor 60 is formed on the substrate 20 which provides for a better predetermined capacitive connection between the input pad 51 and the output pad 52 of the impedance transformation circuits 11a, l i b. Since the principle arrangement of the impedance transformation circuits 11a, 1 lb of Fig. 2a and 2b is quite similar to the one of Fig. la, only the general differences are described herein below. The impedance transformation circuits 11a, l ib of Fig. 2 a, 2b occupy nearly the same area on the substrate 20 as the impedance transformation circuit 10 suggested in Fig. la.
  • the plate 41 of the capacitor 40 is shaped somewhat different to that of Fig. la. Nevertheless, the plate 41 of the capacitor 40 provides a predetermined capacitive connection between the first and second bond wires 31, 32 to ground potential of the impedance transformation circuit.
  • a second capacitor 60 which is, in the shown further embodiments 11a, 1 lb, a thin film capacitor. It is noted that it would be also possible to use capacitive coupled strip lines to realize the second capacitor 60, or any other high frequency related circuit design, which provides for the desired capacitive connection.
  • the second capacitor 60 connects capacitively the first contact pad 51 and the second contact pad 52 of the impedance transformation circuit 11a.
  • the thin film capacitor 60 comprises a first plate 61, which corresponds to the first terminal of the invention, and which is connected to the first contact pad 51. Further, the thin film capacitor 60 has a second plate 62, which corresponds to the second terminal of the invention, and which is connected to a third contact pad 56. Between the first plate 61 and the second plate 62 is located a dielectric medium 63. The third contact pad 56 is connected to the second contact pad 52 via a bondwire 36, which can also be made at the same step in production as the bond wires 31, 32. Thus, a predetermined capacitive connection between the first and the second contact pad 51 , 52 is provided by the second capacitor 60. In Fig.
  • the second capacitor 60 connects capacitively the first contact pad 51 and the second contact pad 52 of the impedance transformation circuit 1 la.
  • the thin film capacitor 60 comprises a first plate 61, which corresponds to the first terminal according to the invention, and which is connected to the first contact pad 51. Further, the thin film capacitor 60 has a second plate 62, which corresponds to the second terminal according to the invention. Between the first plate 61 and the second plate 62 is located a dielectric medium (not shown). The second plate 62 is connected to a first portion 52a of the second contact pad 52 via a bondwire 36, which can also be made at the same step in production as the bond wires 31, 32.
  • the first contact pad 51 is shaped such that the location for the input connection of the impedance transformation circuit 1 lb is dislocated from the location where the first bond wire 31 is connected.
  • the fist contact pad 51 comprises an first portion 51a which provides the first plate 61 of the capacitor 60, which also provides the input connection of the impedance transformation circuitl lb.
  • the first contact pad 51 comprises an separate second portion 51c to which the first bond wire 31 is connected.
  • the first portion 51 a and the second portion 51 c are connected via a strip line 51b.
  • the first contact pad 51 comprises the first portion 51a, the second portion 51c and the strip line 51b.
  • the second contact pad 52 is shaped such that the location for the output connection of the impedance transformation circuit 1 1 b is dislocated from the location where the second bond wire 32 is connected. Therefore, the second contact pad 52 comprises an first portion 52a to which one end of the bond wire 36 is connected. The first portion 52a provides also the output connection of the impedance transformation circuit l ib.
  • the second contact pad comprises further a second portion 52c to which the second bondwire 32 is connected. The first portion 52a and the second portion 52c of the second contact pad 52 are connected via a strip line 52b.
  • the second contact pad 52 comprises the first portion 52a, the second portion 52c and the strip line 52b.
  • the inventor has experienced that the circuit design according to Fig.2b has fewer parasitic elements as the one of Fig. 2a and therefore can be more accurately adapted and designed according to application needs.
  • a possible equivalent circuit of the impedance transformation circuits 11a, l ib of Fig. 2a, 2b is quite similar to the one of Fig. lb. Thus, it will not be described here in detail. However, it is understood that the capacitance 60 provides for a well-defined capacitive coupling between the first contact pad 51 and the second contact pad 52 of the impedance transformation circuits 11a, l ib of Fig. 2a, 2b.
  • Fig. 3 depicts a further development of the impedance transformation circuit of Fig. la where two impedance transformation circuits 16, 18 according to the invention are arranged on the substrate 20 adjacent to each other.
  • the two impedance transformation circuits 16, 18 form a multi-coupled wire impedance transformation circuit 12.
  • the impedance transformation circuits 16, 18 are arranged adjacent to each other on a single substrate 20, wherein the inputs and outputs of the impedance transformation circuit 16 and 18 are united and have the same potential, thus being electrically connected in parallel to each other.
  • both impedance transformation circuit 16 and 18 share a single common input and a single common output. It is clear that also the impedance transformation circuits of Fig. 2a or 2b could be arranged to build a multi-coupled wire impedance transformation circuit according to the invention.
  • the first contact pad 51 of the first impedance transformation circuit 16 is connected to the first contact pad 53 of the second impedance transformation circuit 18 by a common circuit point (not shown) in the foregoing circuit stage.
  • the second contact pad 52 of the first impedance transformation circuit 16 is connected to the second contact pad 54 of the second impedance transformation circuit 18 by a common circuit point (not shown) in the following circuit stage.
  • both the first impedance transformation circuit 16 and the second impedance transformation circuit 18 are electrically connected in parallel to each other.
  • the impedance transformation circuit according to the invention is scaled by a factor of 2, providing the resulting characteristic impedance is scaled down by around a factor of 2.
  • the bond wires 31, 32, 33, 34 can be arranged with respect to each other such that there is also provided a predetermined capacitive and inductive coupling between respective adjacent bond wires, e.g. 31 and 32, 32 and 33, 33 and 43.
  • the whole impedance transformation circuit has both strong inductive and capacitive coupling between the bond wires 31, 32, 33, 34 helping for wider frequency band operation.
  • desired characteristics of the impedance transformation circuit which depend essentially of the overall inductance of the impedance transformation circuit and the overall capacitive connection to ground and between the input and output connection of the whole impedance transformation circuit, respectively, can conveniently designed by this compact circuit arrangement.
  • minimal required and achievable coupling range between the wire elements is in a range of 0.4 to 0.7.
  • a multi- coupled wire impedance transformation circuit with characteristic impedance Zo of 10 ⁇ and 90 degrees phase shift can be realized with ten pair of coupled wire elements, i.e.
  • the distance between coupled wire elements in one 50 ⁇ transformation cell as shown in Fig. 2 was 0.12 mm
  • the wire diameter was 0.038 mm
  • the wire material was gold.
  • One wire element had a length of 2.8 mm.
  • the capacity of the MOS capacitors was 23pF.
  • this design of a 10 ⁇ line with 90 degrees phase shift at 2.14 GHz needs just 2x4 mm 2 space.
  • the traditional circuit has a narrower bandwidth of the characteristic impedance.
  • it has phase and group time delay propagation in the frequency band, especially at mismatch conditions or load variations at one of the input and output connections. It should be noted that the present invention is not restricted to the embodiments of the present invention; in particular, the invention is not restricted to a circuit, which has been used in this specification for reason of example.
  • the principle of the present invention can be applied to any application that needs in a high frequency environment a circuit that provides impedance transformation and/or frequency filtering characteristics.
  • the arrangement of the RF impedance transformation circuit according to the present invention can be used as a passive block for various functions, e.g. input impedance matching, output impedance matching, and interstage impedance matching, and in narrow band pass filters. It is preferably used for wideband RF application. It may be used in modules comprising power amplifiers and/or transceivers for mobile phones, for base stations of radio access networks, for CATV applications, e.g. effecting a transformation from a cable or optical signal to an electrical signal and amplifying it.
  • the present invention has introduced an impedance transformation circuit with a first contact pad and a second contact pad being spaced-apart and formed on a substrate .
  • the impedance transformation circuit comprises at least a first circuit element providing a contact area formed on the substrate which is arranged adjacent and between the first and the second contact pad.
  • a first wire element extends over the substrate connecting the first contact pad and a first end portion of the contact area of the first circuit element, whilst at least a second wire element extends over the substrate connecting the second contact pad and a second end portion of the contact area of the first circuit element.
  • the contact area of the first circuit element is shaped such that it is provided a capacitive connection with a predetermined capacitance between the contact area and a fixed reference potential.
  • the packing density of the whole circuit can advantageously be increased by having the first wire element and the at least second wire element the same shape and having them arranged substantially in parallel to each other and further, by having the first contact pad and the second contact pad located at opposite sides of the contact area of the at least first circuit element.
  • Multiple impedance transformation circuits according to the invention can advantageously combined to a multi-coupled wire impedance transformation circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Amplifiers (AREA)
  • Non-Reversible Transmitting Devices (AREA)
  • Filters And Equalizers (AREA)
  • Networks Using Active Elements (AREA)
  • Microwave Amplifiers (AREA)

Abstract

The present invention relates to an impedance transformation circuit (I 10; 11 a ; 11 b ; 12 ) with a first contact pad ( 51 ) and a second contact pad ( 52 ) being spaced-apart and formed on a substrate ( 20 ). The impedance transformation circuit comprises at least first circuit element ( 40 ) providing a contact area ( 41 ) formed on the substrate ( 20 ) which is arranged adjacent and between the first ( 51 ) and the second ( 52 ) contact pad. A first wire element ( 31 ) extends over the substrate ( 20 ) connecting the first contact pad ( 51 ) and a first end portion ( 41 a) of the contact area of the first circuit element ( 40 ), whilst at least a second wire element ( 32 ) extends over the substrate ( 20 ) connecting the second contact pad ( 52 ) and a second end portion ( 41 b) of the contact area of the first circuit element ( 40 ). The contact area of the first circuit element ( 40 ) is shaped such that it is provided a capacitive connection with a predetermined capacitance between the contact area and a fixed reference poteitial. The packing density of the whole circuit can advantageously be increased by having tibe first wire element ( 31 ) and the at least second wire element ( 32 ) the same shape and having them arranged substantially in parallel to each other and further, by having the first contact's pad ( 51 ) and the second contact pad ( 52 ) located at opposite sides of the contact area of the at least first circuit element ( 40 ). Multiple impedance transformation circuits according to the invention can advantageously combined to a multi-coupled wire impedance transformation circuit ( 12 ).

Description

Compact impedance transformation circuit
The present invention relates to a compact impedance transformation circuit according to claim 1, a multiple-coupled wire impedance transformation circuit according to claim 13, and a radio frequency device according to claim 15. The development in mobile telecommunications continues towards ever smaller and compact units, e.g. on the user side handheld units and on the network infrastructure side equipment of Base Transceiver Stations (BTS), which are more and more complicated. This leads to increasing requirements on the miniaturization of the electronic components and structures used in such mobile communication means, as, for instance, mobile phones, pagers, GPS receivers, and wireless communication devices. All these devices contain circuits, which due to use of high frequencies in the range of 0.1...10 GHz require special circuit elements and circuit designs for the circuit structures, i.e. high frequency related concerns have to be dealt with. The radio frequency (RF) circuit miniaturization problem is especially important for Mobile Communications equipment, which use the lower part of RF band (0.8...2.2) GHz, where the distributed circuits, e.g. impedance transformers, delay lines, RF decoupling networks and so on, occupy rather big part of the design. For instance, a quarter wavelength 50 Ohm micro strip line at 1GHz on printed board with relatively high E=6.15 occupies the area around (5x37) mm2. Moreover, the same line considered with an impedance of Zo=10 Ohm, frequently used for Power Amplifiers design, than it will take even more, e.g. an area around (12x32.4) mm2. One major concern in high frequency circuit design is the need for impedance transformation circuits. In RF circuits, a significant area, for instance, of RF amplifiers is occupied with such impedance transformation circuits. This is especially important for power amplifiers, where the input and output impedances of the RF power circuit devices are low, e.g. 0.5 to 3 Ohms. Thus, in case of discrete power transistors, quite large equivalent inductances are required for impedance transformation in pre- and post-match of the impedances of connected circuit stages of a RP device. Fig. 4 shows a well-known commonly used one cell pre-match circuit 100 with partial opposing inductive coupling between wire loops 131, 132. The circuit 100 is used, for instance, in impedance matching of high power devices with low input and output impedance. There these circuits are often used in a multiple parallel configuration. The impedance transformation circuit 100 is used for impedance transformation between a first contact pad 151 and a second contact pad 152 being spaced-apart and formed on substrates 121, 122. To that effect, the first contact pad 151 provides an input connection and the second contact pad 152 an output connection of the impedance transformation circuit 100. There is a capacitor 140, e.g. a MOS capacitor, having a plate 141, which provides a electrical connection between the wire loops 131, 132. The MOS capacitor 140 is formed on a substrate 123 and is arranged between the first and the second contact pads 151 , 152. Further, the wire loop 131 is formed between the substrates 121, 123 and the first contact pad 151 and the plate 141 of the MOS capacitor 140 are connected by the wire loop 131. Furthermore, the wire loop 132 is formed between the substrates 123, 122 and the second contact pad 152 and the plate 141 of the MOS capacitor 140 are connected by the wire lop 1332. As can be seen from Fig. 4, the wire loop 131 and the wire loop 132 have the shape of an arc and are arranged as much as possible spaced apart to each other for avoiding mutual inductance between both wire loops 131, 132 . However, there is nevertheless a partial mutual inductance between the wire loops 131, 132. Because of the current flowing in the transformation circuit substantially in the adjacent part of the wire loops 131, 132 in opposite direction, the mutual inductance of both wire loops 131, 132 decreases the over all inductance of both wire loops 131, 132. Thus, the mutual inductance is a limitation in circuit design of such an impedance transformation circuit 100. Moreover, due to the required spaced apart arrangement of both wire loops 131, 132 the impedance transformation circuit 100 needs much area and also much bond wire length, which is a important factor in production cost, especially if gold is used as wire material. The problem of the parasitic inductive coupling between the wire loops 131, 132 which decreases the resultant value of the effective over all inductance, is well described, for instance, in "Theory and problems of electronic circuits in SI units" by Josef A Edminister, 1972, McGraw-Hill International Book Company. Accordingly, assumed within working frequency band the first wire loop 21 has an inductance LI and the second bond wire loop 22 has an inductance L2, the parasitic inductive coupling is an inductance which is described as a mutual inductance M between the both bond wires loops 21, 22. In fact, the resultant inductance is the sum of LI and L2 reduced by twice the mutual inductance M. That is, there is a noticeable loss in comparison to the maximum possible inductance value of the whole circuit. As described above, to reduce the undesired coupling between wires, they are moved apart from each other. However, this requires more space in the design and more wire length, which increases needed wire material. Moreover, this implies limitations on circuit design, especially at lower frequencies, where the required inductance values are higher. Experiences with the traditional impedance transformation circuit as shown in Fig. 4 have shown that the higher transformation rate is required the closer the operational frequency is to the cut-off frequency of the low-pass filter and that this low-pass transformation circuit introduces higher phase and signal group time delay distortions. As a result, less wideband impedance transformation characteristic can be provided by the circuit. In EP 1 202 296 Al an out-of-plane microcoil using bond wires is introduced. The out-of-plane microcoil includes conductive traces formed on a substrate. The conductive traces are connected by use of standard wire bonding techniques. The conductive traces of each microcoil include first and second spaced-apart contact pads and an elongated interconnect line located between the first and second contact pads. Wire bonding is performed such that a first extends from the first contact pad over the substrate surface to a first end of the interconnect line, and a second wire extends from the second contact pad over the substrate to a second end of the interconnect line. EP 1 202 296 A 1 discloses micro coils with large values; however, there is no use thereof in order to provide impedance transformation with desired properties in circuits for RF applications. There is a need for a more compact impedance transformation circuitry in a RF design which does not cause a significant area, for instance, of an RF amplifier to be occupied with impedance transformation circuitry. Therefore, it is an object of the present invention to have a compact impedance transformation circuit, i.e. it shall be realized with a high packing density. It is a further objective to have an impedance transformation circuit, which can be used in broad band radio frequency applications. Accordingly, an impedance transformation circuit of the present invention provides impedance transformation between a first contact pad and a second contact pad being spaced-apart and formed on a substrate. The first contact pad is at least used as an input connection and the second contact pad at least as an output connection of the impedance transformation circuit. The impedance transformation circuit comprises further at least a first circuit element, which provides a contact area formed on the substrate and which is arranged adjacent and between the first and the second contact pad. Further, there is a first wire element extending over the substrate, which connects the first contact pad and a first end portion of the contact area of the first circuit element. Furthermore, there is at least a second wire element extending over the substrate, which connects the second contact pad and a second end portion of the contact area of the first circuit element. The wire elements can be formed, for instance, by use of bond wires during a bonding process step in circuit production. The contact area of the first circuit element is shaped to provide a capacitive connection with a predetermined capacitance between the contact area and a fixed reference potential. The fixed reference potential can be any fixed potential, however it is preferred to be a ground potential of the whole circuit. It is understood that also a connection to a potential of a voltage source of the whole circuit can be used. In a preferred embodiment of the invention, the first wire element and the at least second wire element are formed with the same shape and are arranged substantially in parallel to each other. Further, advantageously the first contact pad and the second contact pad can be located at opposite sides of the contact area of the at least first circuit element. This helps also to increase packing density of the impedance transformation circuit. Moreover, in case the first and the second wire element are arranged to each other in a configuration according to the invention, a current flowing in the impedance transformation circuit flows in parallel through both wire elements and in the same direction. Thus, the mutual inductance between both wire elements helps increasing the over all inductance of the both wire elements, i.e. the mutual inductance is no longer a problem in circuit design of such impedance transformation circuit. As to the capacitive connection with a predetermined capacitance between the contact area and a fixed reference potential, the inventor has experienced that the first circuit element can be realized effectively by a metal layer deposited on the top of the substrate or by an oxide semiconductor (MOS) capacitor that can be easily implemented on the substrate. In comparison to the tradition design shown in Fig. 4, the impedance transformation circuit according to the present invention requires less bond wire length. Further, in general it takes twice less space on the substrate, and provides with same bondwire shape a larger phase shift. Furthermore, with a small modification according to a further development, which is described below, it provides several times wider bandwidth with flat characteristic impedance and linear phase response, and has a flat group delay response in the frequency band. Moreover, it provides a more stable phase response at mismatch conditions. Finally yet importantly, it is an approach to the ideal transmission line with very low losses, wide range of the characteristic impedance Zo, e.g. from 1 Ω to 200 Ω in a very compact design. In a further development of the impedance transformation circuit according to the present invention, there is a second circuit element, which can also be located on the substrate. The second circuit element has a first terminal and a second terminal and provides for a predetermined capacitance value between the first and the second terminal. The second circuit element is arranged such that it provides for a capacitive connection between the first contact pad and the second contact pad of the impedance transformation circuit. To that effect, the first terminal is connected to the first connection pad and the second terminal is connected to the second connection pad. It goes without saying, in the circuit design of an impedance transformation circuit according to the further development it is also possible to use on or both of the first terminal and the second terminal of the second circuit element as input connection or output connection, respectively, of the impedance transformation circuit. For an advantageous increase in packing density of the impedance transformation circuit, at least one of the first terminal and the second terminal of the second circuit element is connected to the respective one of the first and second contact pads via a wire element extending over the substrate. Thus, the second circuit element can be placed nearby the impedance transformation circuit and there is no need for routing a connection line around the whole impedance transformation circuit. Moreover, the wire element can also be realized by bonding wires as the first and the second wire elements of the impedance transformation circuit. By this additional second circuit element, the whole impedance transformation circuit provides several times larger frequency band with flat impedance characteristics, which is quite easy controllable by predetermining the value of the capacitance of the second circuit element in combination with first circuit element. For providing the capacitive connection between the first contact pad and the second contact pad of the impedance transformation circuit, the second circuit element can be a thin film capacitor or a capacitor formed by coupled strip lines on the substrate, or any other appropriate way, which provides a desired capacitance value. It is noted that a very wideband solution of the impedance transformation circuit realized by using two coupled strip lines provides also more flexibility for the respective application needs. In a further development of the present invention, there is formed a multi- coupled wire impedance transformation circuit by combination of at least two of the impedance transformation circuits according to the invention, arranged in parallel configuration. In other words, the impedance transformation circuit according to the invention is scalable in number of coupled wire elements and first circuit elements. Hence, desired lower scaled characteristic impedance of the transformation circuit with higher transformed RF current and power can be achieved, which depend essentially of the overall inductance of the impedance transformation circuit and the overall capacitive connection to ground, and so can conveniently designed by the compact circuit arrangement according to the invention. The impedance transformation circuit according to the present invention can be advantageously used in radio frequency devices from mobile handsets to high power RF transistor modules, in which such circuit can be implemented as a passive circuit block for impedance matching and frequency filtering. Such RF devices can be, for instance, mobile phones, base stations for radio access networks, or signal converters in cable television (CATV) receivers. The above and other objectives, features, and advantages of the present invention will become clearer from the following description of the preferred embodiments thereof taken in conjunction with the accompanying drawings. It is noted that through the drawings same or equivalent parts remain the same reference number. All drawings are intended to illustrate some aspects and embodiments of the present invention. Moreover, it should be noted that in case of different embodiments only the differences are described in detail. Circuits are depicted in a simplified way for reason of clarity. It is understood that not all alternatives and options are shown and therefore, the present invention is not limited to the content of the accompanying drawings.
In the following, the present invention will be described in detail by way of example with reference to the accompanying drawings, in which Fig. la shows a first embodiment of the impedance transformation circuit formed on a substrate according to the present invention with two bond wires connected together with respective one end at a plate of a MOS capacitor and arranged in parallel such that a current in each bond wire flows in the same direction and the MOS capacitor has a predetermined capacitance which provides a capacitive connection to a ground potential of the impedance transformation circuit; Fig. lb is an equivalent circuit of the impedance transformation circuits of Fig. la (and also of Fig. 2a and Fig. 2b); Fig. 2a is an embodiment of a further development of the impedance transformation circuit of the invention where a second capacitance is formed on the substrate, which provides for a predetermined capacitive connection between the input pad and the output pad of the impedance transformation circuit; Fig 2b is further embodiment of the further development of the impedance transformation circuit, which has less parasitic elements; Fig. 3 depicts another further development of the impedance transformation circuit of Fig. la where two impedance transformation circuits are arranged on the substrate adjacent to each other and electrically connected in parallel to each other; and Fig. 4 shows a traditional pre-match circuit in a design with partial coupling between two bond wire loops and a MOS capacitor connected to ground at the middle point of the two bond wires.
Fig. la shows a first embodiment of the impedance transformation circuit 10 formed on a substrate 20 with two bond wires 31, 32 connected together with respective one end at a plate 41 of a capacitor 40. The two bond wires 31, 32 are arranged adjacent and in parallel such that a current in each of the bond wires 31, 32 flows in the same direction. The capacitor 40, which can be a MOS capacitor or a capacitor of any other applicable kind, on the substrate 20 is designed to have a predetermined capacitance, which provides a capacitive connection to the ground potential of the whole circuit. The impedance transformation circuit 10 of Fig. la provides impedance transformation between a first contact pad 51 and a second contact pad 52 being spaced-apart and formed on the substrate 20. The first contact pad 51 can be used as an input connection and the second contact pad 52 as an output connection of the impedance transformation circuit 10. The capacitor 40 corresponds to the at least first circuit element of the invention, the plate 41 of which provides the contact area of the invention. The capacitor 40 is formed on the substrate and is arranged adjacent and between the first and the second contact pad 51, 52. Further, the bond wire 31 corresponds to the first wire element of the invention and extends over the substrate 20. The bond wire 31 connects the first contact pad 51 and a first end portion 41a of the plate 41 of the capacitor 40. Furthermore, the bond wire 32 corresponds to the at least second wire element of the invention. The bond wire 32 extends over the substrate 20 and connects the second contact pad 52 and a second end portion 41b of the plate 41 of the capacitor 40. As can be seen from Fig. la, the bond wire 31 and the bond wire 32 have the same shape. Further, the bond wires 31, 32 are arranged substantially in parallel and close to each other. Furthermore, the first contact pad 51 and the second contact pad 52 are located at opposite sides of the plate 41 of the capacitor 40. Due to the arrangement of the bond wires 31, 32, a current (the way of which is symbolically indicated by dotted arrows in the Fig. la) flowing in the transformation circuit flows substantially in parallel through both bond wires 31, 32 and in the same direction. Therefore, the mutual inductance between both bond wires 31 , 32 increases the overall inductance of the both bond wires 31 , 32. Thus, the mutual inductance is not a problem in circuit design of an impedance transformation circuit 10. Fig. lb depicts a possible equivalent circuit 10* of the impedance transformation circuit 10 of Fig. la. The equivalent circuit 10* has an input connection 51 * and an output connection 52*. Further, there are a first inductance 31 * which corresponds to the first bond wire 31 of Fig. la, a second inductance 32* which corresponds to the second bond wire 32 of Fig. la, and a capacitor 40* which corresponds to the capacitor 40 of Fig. la. One end of the capacitor 40* is connected to ground of the equivalent circuit 10* and the opposite end of the capacitor 40* is connected to respective one end of the first inductance 31 * and one end of the second inductance 32*. The first inductance 31 * is connected with its end not connected with the capacitor 40* to the input connection 51 * and the second inductance 32* is connected with its end not connected with the capacitor 40* to the output connection 52*. The loose inductive coupling between the both inductances 31*, 32* is indicated by the parallel arrangement of both elements in the equivalent circuit 10*. The flowing of a current in the same direction and in parallel in the equivalent circuit 10* is indicated by the small dots beside the inductances 31 *, 32*. There is further a capacitor 60* which stands for the overall capacitive coupling of the bond wires 31, 32 of Fig. la. Fig. 2a and Fig. 2b show embodiments 1 1a, 1 1 b of impedance transformation circuit according to a further development of the invention where a second capacitor 60 is formed on the substrate 20 which provides for a better predetermined capacitive connection between the input pad 51 and the output pad 52 of the impedance transformation circuits 11a, l i b. Since the principle arrangement of the impedance transformation circuits 11a, 1 lb of Fig. 2a and 2b is quite similar to the one of Fig. la, only the general differences are described herein below. The impedance transformation circuits 11a, l ib of Fig. 2 a, 2b occupy nearly the same area on the substrate 20 as the impedance transformation circuit 10 suggested in Fig. la. To that effect, the plate 41 of the capacitor 40 is shaped somewhat different to that of Fig. la. Nevertheless, the plate 41 of the capacitor 40 provides a predetermined capacitive connection between the first and second bond wires 31, 32 to ground potential of the impedance transformation circuit. In addition to Fig. 1 a, there is a second capacitor 60, which is, in the shown further embodiments 11a, 1 lb, a thin film capacitor. It is noted that it would be also possible to use capacitive coupled strip lines to realize the second capacitor 60, or any other high frequency related circuit design, which provides for the desired capacitive connection. In Fig. 2a, the second capacitor 60 connects capacitively the first contact pad 51 and the second contact pad 52 of the impedance transformation circuit 11a. The thin film capacitor 60 comprises a first plate 61, which corresponds to the first terminal of the invention, and which is connected to the first contact pad 51. Further, the thin film capacitor 60 has a second plate 62, which corresponds to the second terminal of the invention, and which is connected to a third contact pad 56. Between the first plate 61 and the second plate 62 is located a dielectric medium 63. The third contact pad 56 is connected to the second contact pad 52 via a bondwire 36, which can also be made at the same step in production as the bond wires 31, 32. Thus, a predetermined capacitive connection between the first and the second contact pad 51 , 52 is provided by the second capacitor 60. In Fig. 2b, the second capacitor 60 connects capacitively the first contact pad 51 and the second contact pad 52 of the impedance transformation circuit 1 la. The thin film capacitor 60 comprises a first plate 61, which corresponds to the first terminal according to the invention, and which is connected to the first contact pad 51. Further, the thin film capacitor 60 has a second plate 62, which corresponds to the second terminal according to the invention. Between the first plate 61 and the second plate 62 is located a dielectric medium (not shown). The second plate 62 is connected to a first portion 52a of the second contact pad 52 via a bondwire 36, which can also be made at the same step in production as the bond wires 31, 32. Thus, a predetermined capacitive connection between the first and the second contact pad 51 , 52 is provided by the second capacitor 60. In the embodiment of Fig. 2b, the first contact pad 51 is shaped such that the location for the input connection of the impedance transformation circuit 1 lb is dislocated from the location where the first bond wire 31 is connected. Thus, the fist contact pad 51 comprises an first portion 51a which provides the first plate 61 of the capacitor 60, which also provides the input connection of the impedance transformation circuitl lb. Further, the first contact pad 51 comprises an separate second portion 51c to which the first bond wire 31 is connected. The first portion 51 a and the second portion 51 c are connected via a strip line 51b. Thus, in comparison to the Fig. la and Fig. 2a in Fig. 2b the first contact pad 51 comprises the first portion 51a, the second portion 51c and the strip line 51b. In the same way, the second contact pad 52 is shaped such that the location for the output connection of the impedance transformation circuit 1 1 b is dislocated from the location where the second bond wire 32 is connected. Therefore, the second contact pad 52 comprises an first portion 52a to which one end of the bond wire 36 is connected. The first portion 52a provides also the output connection of the impedance transformation circuit l ib. The second contact pad comprises further a second portion 52c to which the second bondwire 32 is connected. The first portion 52a and the second portion 52c of the second contact pad 52 are connected via a strip line 52b. Thus, in comparison to the Fig. la and Fig. 2a in Fig. 2b the second contact pad 52 comprises the first portion 52a, the second portion 52c and the strip line 52b.The inventor has experienced that the circuit design according to Fig.2b has fewer parasitic elements as the one of Fig. 2a and therefore can be more accurately adapted and designed according to application needs. A possible equivalent circuit of the impedance transformation circuits 11a, l ib of Fig. 2a, 2b is quite similar to the one of Fig. lb. Thus, it will not be described here in detail. However, it is understood that the capacitance 60 provides for a well-defined capacitive coupling between the first contact pad 51 and the second contact pad 52 of the impedance transformation circuits 11a, l ib of Fig. 2a, 2b. Thus, in analogy to the equivalent circuit of Fig. lb the capacitance 60* in case of the impedance transformation circuit of Fig. 2a, 2b represents mainly the capacitance 60 in Fig. 2a, 2b. Fig. 3 depicts a further development of the impedance transformation circuit of Fig. la where two impedance transformation circuits 16, 18 according to the invention are arranged on the substrate 20 adjacent to each other. The two impedance transformation circuits 16, 18 form a multi-coupled wire impedance transformation circuit 12. The impedance transformation circuits 16, 18 are arranged adjacent to each other on a single substrate 20, wherein the inputs and outputs of the impedance transformation circuit 16 and 18 are united and have the same potential, thus being electrically connected in parallel to each other. Hence, both impedance transformation circuit 16 and 18 share a single common input and a single common output. It is clear that also the impedance transformation circuits of Fig. 2a or 2b could be arranged to build a multi-coupled wire impedance transformation circuit according to the invention. In Fig. 3, the first contact pad 51 of the first impedance transformation circuit 16 is connected to the first contact pad 53 of the second impedance transformation circuit 18 by a common circuit point (not shown) in the foregoing circuit stage. Further, the second contact pad 52 of the first impedance transformation circuit 16 is connected to the second contact pad 54 of the second impedance transformation circuit 18 by a common circuit point (not shown) in the following circuit stage. Thus both the first impedance transformation circuit 16 and the second impedance transformation circuit 18 are electrically connected in parallel to each other. In other words, the impedance transformation circuit according to the invention is scaled by a factor of 2, providing the resulting characteristic impedance is scaled down by around a factor of 2. According to the multi-coupled wire effect, there are four coupled wire elements 31, 32, 33, 34. The bond wires 31, 32, 33, 34 can be arranged with respect to each other such that there is also provided a predetermined capacitive and inductive coupling between respective adjacent bond wires, e.g. 31 and 32, 32 and 33, 33 and 43. Thus, the whole impedance transformation circuit has both strong inductive and capacitive coupling between the bond wires 31, 32, 33, 34 helping for wider frequency band operation. Hence, desired characteristics of the impedance transformation circuit which depend essentially of the overall inductance of the impedance transformation circuit and the overall capacitive connection to ground and between the input and output connection of the whole impedance transformation circuit, respectively, can conveniently designed by this compact circuit arrangement. Experiments of the inventor have shown that minimal required and achievable coupling range between the wire elements is in a range of 0.4 to 0.7. For example, a multi- coupled wire impedance transformation circuit with characteristic impedance Zo of 10 Ω and 90 degrees phase shift can be realized with ten pair of coupled wire elements, i.e. five parallel connected impedance transformation circuits according to the invention. In this design, the distance between coupled wire elements in one 50 Ω transformation cell as shown in Fig. 2, was 0.12 mm, the wire diameter was 0.038 mm, and the wire material was gold. One wire element had a length of 2.8 mm. The capacity of the MOS capacitors was 23pF. Desirably, this design of a 10 Ω line with 90 degrees phase shift at 2.14 GHz needs just 2x4 mm2 space. In comparison, to achieve the same characteristic impedance with the traditional impedance transformation circuit of Fig. 4, the required length of each wire element must be around 3.8 mm each, due to the negative mutual inductance, with a capacitance of the first circuit element of C=1.5pF per each single impedance transformation circuit. However, this leads to difficulties in circuit design and takes at least twice more space than it is required for a circuit according to the present invention. Further, the traditional circuit has a narrower bandwidth of the characteristic impedance. Furthermore, it has phase and group time delay propagation in the frequency band, especially at mismatch conditions or load variations at one of the input and output connections. It should be noted that the present invention is not restricted to the embodiments of the present invention; in particular, the invention is not restricted to a circuit, which has been used in this specification for reason of example. Moreover, the principle of the present invention can be applied to any application that needs in a high frequency environment a circuit that provides impedance transformation and/or frequency filtering characteristics. Advantageously, the arrangement of the RF impedance transformation circuit according to the present invention can be used as a passive block for various functions, e.g. input impedance matching, output impedance matching, and interstage impedance matching, and in narrow band pass filters. It is preferably used for wideband RF application. It may be used in modules comprising power amplifiers and/or transceivers for mobile phones, for base stations of radio access networks, for CATV applications, e.g. effecting a transformation from a cable or optical signal to an electrical signal and amplifying it. In a nutshell, the present invention has introduced an impedance transformation circuit with a first contact pad and a second contact pad being spaced-apart and formed on a substrate . The impedance transformation circuit comprises at least a first circuit element providing a contact area formed on the substrate which is arranged adjacent and between the first and the second contact pad. A first wire element extends over the substrate connecting the first contact pad and a first end portion of the contact area of the first circuit element, whilst at least a second wire element extends over the substrate connecting the second contact pad and a second end portion of the contact area of the first circuit element. The contact area of the first circuit element is shaped such that it is provided a capacitive connection with a predetermined capacitance between the contact area and a fixed reference potential. The packing density of the whole circuit can advantageously be increased by having the first wire element and the at least second wire element the same shape and having them arranged substantially in parallel to each other and further, by having the first contact pad and the second contact pad located at opposite sides of the contact area of the at least first circuit element. Multiple impedance transformation circuits according to the invention can advantageously combined to a multi-coupled wire impedance transformation circuit.

Claims

CLAIMS:
1. An impedance transformation circuit (10; 11a; 1 lb; 12) with a first contact pad (51) and a second contact pad (52) being spaced-apart and formed on a substrate (20), comprising at least a first circuit element (40) providing a contact area (41) formed on the substrate (20) and being arranged adjacent and between the first (51) and the second (52) contact pad, a first wire element (31 ) extending over the substrate (20) connecting the first contact pad (51) and a first end portion (41a) of the contact area (41 ) of the first circuit element (41), and at least a second wire element (32) extending over the substrate (20) connecting the second contact pad (52) and a second end portion (41b) of the contact area (41) of the first circuit element (40), wherein the contact area (41) of the first circuit element (41) is shaped to provide a capacitive connection with a predetermined capacitance between the contact area (41) and a fixed reference potential.
2. The impedance transformation circuit (10; 11a; l ib; 12) according to claim 1, wherein the first wire element (31) and the at least second wire element (32) have the same shape and are arranged substantially in parallel to each other.
3. The impedance transformation circuit (10; 11a; l ib; 12) according to claim 1 or 2, wherein the first contact pad (51) and the second contact pad (52) are located at opposite sides of the contact area (41) of the at least first circuit element (40).
4. The impedance transformation circuit (10; 1 la; l ib; 12) according to one of the claims 1 to 3, wherein the first circuit element (40) is a metal oxide semiconductor (MOS) capacitor.
5. The impedance transformation circuit (l ib) according to one of the preceding claims, wherein there the substrate (20) is arranged on a metal layer (22), which is connected to a fixed reference potential.
6. The impedance transformation circuit according to one of the preceding claims, wherein the fixed reference potential is ground potential.
7. The impedance transformation circuit (10; 1 1a; l ib; 12) according to one the preceding claims, wherein the wire elements (31 , 32; 31 , 32, 36; 31 , 32, 33, 34) are bond wires.
8. The impedance transformation circuit (10; 1 1a; l ib; 12) according to one the preceding claims, wherein the first contact pad (51) is an input connection and the second contact pad (52) is an output connection of the impedance transformation circuit (10; 1 1 a; l ib; 12).
9. The impedance transformation circuit (1 la; 1 lb) according to one of the claims 1 to 8, further comprising a second circuit element (60) located on the substrate (20) and having a first terminal and a second terminal, the second circuit element (60) having a predetermined capacitance value and being arranged to provide a capacitive connection between the first contact pad (51) and the second contact pad (52), wherein the first terminal is connected to the first contact pad (51) and the second terminal is connected to the second contact pad (52).
10. The impedance transformation circuit (11a; l ib) according to claim 9, wherein at least one of the first terminal and the second terminal is connected to the respective one of the first and second contact pads (51 , 52) via a wire element (36) extending over the substrate.
1 1. The impedance transformation circuit (11a; 1 lb) according to claim 9 or 10, wherein the second circuit element (60) is a thin film capacitor.
12. The impedance transformation circuit according to claim 9 or 10, wherein the second circuit element is a capacitor formed by coupled strip lines on the substrate.
13. A multi-coupled wire impedance transformation circuit (12), comprising at least a first (16) and a second (18) impedance transformation circuits according to one of the claims 1 to 12 arranged adjacent to each other on a single substrate (20), wherein the first (16) and the second (18) impedance transformation circuits are electrically connected in parallel to each other by the respective first contact pads (51, 53) and second contact pads (52, 54) of the first and second impedance transformation circuits (16, 18).
14. The multi-coupled wire impedance transformation circuit (12) according to claim 13, wherein the wire elements (31, 32, 33, 34) are arranged with respect to each other such that there is provided a predetermined capacitive and inductive coupling between adjacent wire elements.
15. A radio frequency device, which comprises functional radio frequency circuitry, having at least one a passive circuit block for at least one of impedance matching and frequency filtering, the passive circuit block comprising an impedance transformation circuit according to one of the claims 1 to 14.
16. The radio frequency device according to claim 15, wherein the radio frequency device is a mobile phone, a base station for radio access networks, or a signal converter in cable television (CATV) receivers.
EP20040744561 2003-07-23 2004-07-13 Compact impedance transformation circuit Expired - Lifetime EP1652198B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20040744561 EP1652198B1 (en) 2003-07-23 2004-07-13 Compact impedance transformation circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP03102260 2003-07-23
PCT/IB2004/051202 WO2005008694A1 (en) 2003-07-23 2004-07-13 Compact impedance transformation circuit
EP20040744561 EP1652198B1 (en) 2003-07-23 2004-07-13 Compact impedance transformation circuit

Publications (2)

Publication Number Publication Date
EP1652198A1 true EP1652198A1 (en) 2006-05-03
EP1652198B1 EP1652198B1 (en) 2010-10-06

Family

ID=34072676

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20040744561 Expired - Lifetime EP1652198B1 (en) 2003-07-23 2004-07-13 Compact impedance transformation circuit

Country Status (7)

Country Link
US (1) US7443264B2 (en)
EP (1) EP1652198B1 (en)
JP (1) JP2006528854A (en)
CN (1) CN1826671B (en)
AT (1) ATE484063T1 (en)
DE (1) DE602004029469D1 (en)
WO (1) WO2005008694A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101884118B (en) * 2007-12-04 2013-01-02 京半导体股份有限公司 Photoelectric conversion module
JP4735670B2 (en) * 2008-06-11 2011-07-27 富士ゼロックス株式会社 Printed circuit board and image processing apparatus
EP2458730B8 (en) 2010-11-29 2015-08-05 Nxp B.V. Radiofrequency amplifier
EP2463905B1 (en) 2010-12-10 2014-10-01 Nxp B.V. Packaged RF transistor with special supply voltage leads
CN102393863B (en) * 2011-06-15 2013-06-12 西安电子科技大学 Impedance matching method for gold bonding wire
US9337356B2 (en) * 2012-01-20 2016-05-10 Skyworks Solutions, Inc. Devices and methods related to electrostatic discharge protection benign to radio-frequency operation
US9692386B2 (en) * 2013-12-23 2017-06-27 Qualcomm Incorporated Three-dimensional wire bond inductor
CN107004669A (en) 2014-09-30 2017-08-01 天工方案公司 With the shielded radio frequency module for reducing area
US9893025B2 (en) * 2014-10-01 2018-02-13 Analog Devices Global High isolation wideband switch
US10432164B2 (en) * 2016-12-08 2019-10-01 Electronics And Telecommunications Research Institute Impedance matching circuit of communication apparatus

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100530871B1 (en) * 1998-08-14 2006-06-16 이해영 Bonding wire inductor, and chip-inductor, coupler and transformer including the bonding wire inductor
US6194774B1 (en) * 1999-03-10 2001-02-27 Samsung Electronics Co., Ltd. Inductor including bonding wires
JP2002164214A (en) * 2000-10-27 2002-06-07 Xerox Corp Non-flush microcoil using bonding wire and its manufacturing method
US6621141B1 (en) * 2002-07-22 2003-09-16 Palo Alto Research Center Incorporated Out-of-plane microcoil with ground-plane structure

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2005008694A1 *

Also Published As

Publication number Publication date
DE602004029469D1 (en) 2010-11-18
US20080055015A1 (en) 2008-03-06
CN1826671A (en) 2006-08-30
WO2005008694A1 (en) 2005-01-27
US7443264B2 (en) 2008-10-28
CN1826671B (en) 2011-07-27
JP2006528854A (en) 2006-12-21
ATE484063T1 (en) 2010-10-15
EP1652198B1 (en) 2010-10-06

Similar Documents

Publication Publication Date Title
US7515879B2 (en) Radio frequency circuit module
US6424223B1 (en) MMIC power amplifier with wirebond output matching circuit
EP1573813B1 (en) Rf power transistor with internal bias feed
TW569529B (en) Method and apparatus for impedance matching in an amplifier using lumped and distributed inductance
US8981866B2 (en) Semiconductor device and method of forming RF balun having reduced capacitive coupling and high CMRR
US6975271B2 (en) Antenna switch module, all-in-one communication module, communication apparatus and method for manufacturing antenna switch module
US7454178B2 (en) Low-loss transmitter module
EP2458730A1 (en) Radiofrequency amplifier
US20110199158A1 (en) Semiconductor device
US7206551B2 (en) High frequency switch module and multi-layer substrate for high frequency switch module
EP1427051A1 (en) High-frequency module substrate device
US20110109403A1 (en) Filter having impedance matching circuits
CN112468093A (en) Compact three-way doherty amplifier module
EP1652198B1 (en) Compact impedance transformation circuit
WO2022209751A1 (en) High-frequency module and communication device
JP2001102511A (en) High-frequency circuit module and communication system
KR102700844B1 (en) Doherty amplifier
CN115050539A (en) IPD-based 3D inductor with ultrahigh self-resonant frequency and application thereof
KR100839252B1 (en) Connetion For Conducting High Frequency Signal Between A Circuit And A Discrete Electrical Component
Nakatsugawa et al. Line-loss and size reduction techniques for millimeter-wave RF front-end boards by using a polyimide/alumina-ceramic multilayer configuration
KR101119384B1 (en) Intergrated tramsmission module in the radio transmitter-receiver
US20240014841A1 (en) Radio-frequency module and communication device
WO2023100518A1 (en) Power amplification circuit
US20230262879A1 (en) High-frequency module and communication device
CN111628733B (en) High frequency front-end circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20060223

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NXP B.V.

17Q First examination report despatched

Effective date: 20070912

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 602004029469

Country of ref document: DE

Date of ref document: 20101118

Kind code of ref document: P

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110207

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110106

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110107

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110117

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

26N No opposition filed

Effective date: 20110707

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602004029469

Country of ref document: DE

Effective date: 20110707

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110731

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110731

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110713

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110713

Ref country code: CY

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20101006

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 12

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

Owner name: SAMBA HOLDCO NETHERLANDS BV, NL

Effective date: 20150930

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20151029 AND 20151104

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004029469

Country of ref document: DE

Owner name: SAMBA HOLDCO NETHERLANDS B.V., NL

Free format text: FORMER OWNER: NXP B.V., EINDHOVEN, NL

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004029469

Country of ref document: DE

Owner name: AMPLEON NETHERLANDS B.V., NL

Free format text: FORMER OWNER: NXP B.V., EINDHOVEN, NL

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602004029469

Country of ref document: DE

Owner name: AMPLEON NETHERLANDS B.V., NL

Free format text: FORMER OWNER: SAMBA HOLDCO NETHERLANDS B.V., EINDHOVEN, NL

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 13

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

Owner name: AMPLEON NETHERLANDS B.V., NL

Effective date: 20160721

Ref country code: FR

Ref legal event code: CA

Effective date: 20160721

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 14

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20190729

Year of fee payment: 16

Ref country code: FR

Payment date: 20190725

Year of fee payment: 16

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20190729

Year of fee payment: 16

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602004029469

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200713

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200713

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210202