EP1575084A2 - Method for depositing a solder material on a substrate - Google Patents

Method for depositing a solder material on a substrate Download PDF

Info

Publication number
EP1575084A2
EP1575084A2 EP05447044A EP05447044A EP1575084A2 EP 1575084 A2 EP1575084 A2 EP 1575084A2 EP 05447044 A EP05447044 A EP 05447044A EP 05447044 A EP05447044 A EP 05447044A EP 1575084 A2 EP1575084 A2 EP 1575084A2
Authority
EP
European Patent Office
Prior art keywords
layer
wetting
substrate
confinement
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP05447044A
Other languages
German (de)
French (fr)
Other versions
EP1575084A3 (en
EP1575084B1 (en
Inventor
Joachim John
Lars Zimmermann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from EP04447054A external-priority patent/EP1571704A1/en
Application filed by Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Interuniversitair Microelektronica Centrum vzw IMEC
Priority to EP05447044A priority Critical patent/EP1575084B1/en
Publication of EP1575084A2 publication Critical patent/EP1575084A2/en
Publication of EP1575084A3 publication Critical patent/EP1575084A3/en
Application granted granted Critical
Publication of EP1575084B1 publication Critical patent/EP1575084B1/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00269—Bonding of solid lids or wafers to the substrate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C3/00—Assembling of devices or systems from individually processed components
    • B81C3/001—Bonding of two components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452—Solder masks
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0172—Seals
    • B81C2203/019—Seals characterised by the material or arrangement of seals between parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/8121—Applying energy for connecting using a reflow oven
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09572—Solder filled plated through-hole in the final product
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20—Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/2081—Compound repelling a metal, e.g. solder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3473—Plating of solder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections

Definitions

  • the present invention relates to the field of 2D and 3D hybrid integration and sealing of micro and nano electronic devices as for instance sensors and Micro Electromechanical Systems (MEMS). More generally it relates to a method for depositing a solder material on a substrate in the form of a predetermined pattern, which can extend 2-dimensionally (2D - in plane) or 3-dimensionally (3D).
  • MEMS Micro Electromechanical Systems
  • State of the art methods for depositing a solder material on a substrate in the form of a predetermined pattern are for instance (electrical) plating, stencil printing or thermal evaporation.
  • solder areas are ubiquitous in wafer level packaging because various kinds of devices may be manufactured on a single wafer. Non-uniformities of the solder deposition impede further miniaturization of this packaging technique.
  • solder deposition-techniques electro-plating and thermal evaporation
  • Typical solder materials today are for instance Sn/Pb.
  • Pb will be banned by law, so new alternatives are sought; these alternatives should preferably have good properties and/or should allow methods such that hermetic sealing is possible and a stable bond is formed (e.g. high shear force).
  • the present invention aims to provide a method, which permits a uniform distribution of the solder. It is a further aim of the present invention to provide a method which allows to distribute the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), e.g. into pitches and via-holes, or under bridge-like structures.
  • the invention is related to a method such as described in appended claims 1 to 26.
  • This method allows to distribute the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), e.g. into pitches and via-holes, or under bridge-like structures.
  • the reflowed layer of solder material has a uniform thickness, which is advantageous for instance in packaging applications.
  • a property of the method according to the present invention is such that the first area, the second area and layer thicknesses of the wetting layer and if present barrier layer, are chosen such that the repelling force between the reflow material and the confinement layer is big enough such that the reflow material does not leave the second area during the reflow step.
  • the reflow material is partly flowing under at least part of a bridge-like or overhanging structure during the reflow step.
  • This is an advantage compared to state of the art solder deposition techniques.
  • An example is for instance the production of T-stack, comprising a confinement layer, wetting layer and advantageously barrier layer, after which for instance a cantilever is appearing - placed or produced above at least part of this pattern.
  • the present invention allows then, contrary to the prior art, to provide a layer of solder material under this cantilever structure.
  • the reflow material is typically conductive and this technique can thus be used for contacting under a bridge-like structure.
  • the reflow material fills through holes or vias, possibly connected to internal cavities, during the reflow step. In further embodiments the reflow material flows towards the other side of the substrate, after which a second side of the substrate is at least partially covered with solder material.
  • the method of the invention is compatible and can be used with an indent reflow sealing technique (see for instance in US-6297072), as described in appended claims 25 to 27.
  • the method according to this aspect of the invention can further comprise the formation of an indent in the first or the second reflow layer before the flip-chip step.
  • the invention is equally related to a package such as described in appended claims 28 to 30. This package can to be applied in all fields as for instance, but not limited to, MEMS packaging or sensor packaging (e.g. Infrared Sensors).
  • Fig. 1 represents the principle of sealing by indent reflow (cross-section).
  • the cavity can be (hermetically) sealed by the re-flow after it has been evacuated/degassed via the small indent (nozzle) on the right.
  • Fig. 2 represents the fluxless guided-flow metallisation stack.
  • the T-stack acts like a railway or guiding path confining the liquid indium to the wettable metal areas.
  • Fig. 3 represents the adaptive indium distribution by fluxless guided-flow.
  • Indium is non-uniformly distributed on the sealing rim (A), as shown in the drawing (B). After a re-flow step at T > 160 °C, the indium is distributed uniformly on the rim (C).
  • Fig. 4 represents the guided re-flow of indium for indent re-flow sealing application.
  • the width of the indent is about 10 micron while the rest of the metal has a width of 80 micron.
  • the indium is well distributed all over the structure and has a uniform thickness.
  • (C) is a zoom picture of (B), which is a zoom picture of (A).
  • Fig.5A to Fig.5M illustrate a process flow according to the method of the present invention.
  • Fig. 6 represents some of the sealing patterns for which the method according to the present invention has been tested.
  • Fig. 7 illustrates the embodiment wherein two opposite surfaces of a substrate are covered with indium, reflowed from one surface to the other through a hole in the substrate.
  • a method for producing a distribution of a solder with uniform thickness is disclosed.
  • the method allows distributing the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), i.e. into pitches and via-holes.
  • the method according to the present invention makes use of Indium as a solder material.
  • the method is based on the reflow properties of indium in combination with the ability to deposit indium on very fine structures.
  • the concept is depicted in Fig. 2 and Fig. 3.
  • the indium is deposited through the following process steps:
  • a barrier layer 8 is provided on the confinement layer to prevent diffusion of the indium into the substrate.
  • the wetting layer is produced on the barrier layer.
  • the barrier layer's surface is preferably larger than the wetting layer's surface.
  • first and second area's are such that the confinement and wetting layer (and possibly the barrier layer) form an 'inverted T-stack'.
  • the confinement layer 7 forms a track with a given width
  • the wetting layer 9 equally forms a track with a width smaller than the confinement layer's width.
  • the second area is distributed laterally symmetrical with respect to the first area, characterized by a distance of non-overlap d (see fig. 2).
  • both tracks have the same longitudinal symmetry line, so that there is a constant distance of non-overlap d on both sides of that symmetry line.
  • the T-metal stack defining the guiding metal track, permits the indium to flow at elevated temperatures, but also confines the flowing indium to prevent liquid metal spilling on the surface of the substrate.
  • the T-structure allows for a larger repelling force, compared to the case wherein the confinement layer and the wetting layer cover the same area. This property is particularly important for silicon and glass/quartz substrates since indium has a strong affinity to silicon and glass.
  • T-stack Possible typical advantageous dimensions and materials of the T-stack are provided in the following table. Any combination of wettable material and barrier material is possible. The combinations Au/Ni and Au/Pt are preferred. Advantageously the barrier layer is present, but combinations without the barrier layer are not excluded; though the latter provide a lower long-term stability.
  • Thickness typically Wettable metal Au, Cu 50 - 250 nm (see below, T WL ) Barrier metal Ni, Pt 100 - 300 nm, e.g.
  • the thickness of the wetting layer must not exceed a critical thickness H WM given by the formation of the first intermetallic alloy between indium and the wettable metal.
  • the nature of this first intermetallic alloy depends on the metals used for the wettable layer and the solder layer. The question of whether or not this alloy is formed depends on the thickness of the wettable layer, in such a way that the alloy is formed when the thickness of the wettable layer exceeds a critical value.
  • This critical thickness H WM can be calculated according to the following equation.
  • In% refers to the indium weight-percentage of the first intermetallic alloy, H In to the height of the deposited indium and ⁇ WM and ⁇ In to the densities of the wettable metal and of indium (7.3 g/cm 3 ), respectively.
  • the first intermetallic is AuIn 2 formed at an indium weight-percentage of 55%.
  • a calculation with 5 ⁇ m indium leads to 850 nm critical thickness of gold, i.e. the total thickness of deposited gold should be substantially below this value.
  • As a safety margin a factor 2 is advised, leading to a total gold thickness of about 400 nm.
  • the re-flow conditions are set by the thermal conductivity of the substrate.
  • the temperature should exceed 160 °C, typically it would be between 180 - 280 °C.
  • the re-flow should be conducted in an environment of forming gas, which avoids the oxidation of the Indium (typically a mixture of N 2 and H 2 ; advantageously the concentration of H 2 is larger than 2% and smaller than about 5%). Care has to be taken that no indium oxide is formed prior to the re-flow. This can be avoided by depositing a photo resist layer on the reflow layer, which is then stripped just before the reflow step.
  • the method according to the present invention is particularly suited for hermetic packaging by indent re-flow sealing and for zero-level packaging.
  • BCB Benzo Cyclo Butene
  • the ability to feature 3D integration is disclosed, i.e. an interconnect through the wafer through a via and the flow of indium through micro-machined ditches etc. While during the reflow step, the solder/Indium material flows along the pattern defined by the UBM stack, it can be guided towards a through hole or via.
  • a confinement layer is produced on the opposite (second) surface of the substrate as well, in the same manner as described above, extending on a first area of the second surface.
  • a wetting layer is applied on a second area of the second surface, with possibly a barrier layer between the confinement and the wetting layers.
  • a hole is produced connecting the second area on the first surface to the second area on the second surface, i.e. the hole is situated between the respective areas.
  • a wetting layer is equally applied to the inside surface of this hole or via, so that this surface is at least partially covered with a wetting layer, and preferably completely covered.
  • the presence of a barrier material on the inside surface of the hole can be advantageous but is not necessary.
  • the presence of a confinement layer on the inside of the hole is possible but not necessary since the confinement is performed by the through hole or via itself. It is to be noted that the hole is not necessarily formed after the confinement and wetting layers have been produced on both sides of the substrate. Typically, the hole is produced before applying these layers.
  • Indium is then deposited on a part of the wetting layer of the first surface, followed by a reflow step, whereby indium flows over the wetting layer of the first surface, through the hole, and over the wetting layer of the second surface, until the wetting layers on both surfaces are covered with a layer of indium, extending on the wetting layers.
  • the wetting layer on the second surface and thus the resulting indium layer on the second surface can serve as a contacting area towards underlying substrates, chips, or any electronic structure known in the art which need to be electrically contacted or interconnected. They can be designed to provide well-positioned contact-pads on the second surface of the substrate, which are connected to the front side, which can comprise electrical elements.
  • the wetting layer on the first surface and thus the resulting indium layer on the first surface can comprise patterns which can serve as interconnect patterns.
  • the indium reflowed layer is forming interconnects from a first surface of the wafer to a second surface of the wafer.
  • An additional driver for the through hole filling can be capillary force.
  • the via or through hole is attached on both sides of the wafer to another UBM stack, such that indium that passes through the wafer keeps on reflowing on the other side of the substrate.
  • the hole 100 is covered on its inside surface by the confinement layer 7, and the wetting layer 8.
  • the indium 10 is shown before (fig. 7a) and after reflow (fig. 7b).
  • the hole 100 forms a connection between the wetting layers on both sides of the substrate. Confinement layers are equally present on both sides, so that the .indium covers the wetting layers on both sides of the substrate, after the reflow step.
  • an electrically insulating layer 101 is present under the confinement layer.
  • the hole was produced before applying the insulating layer, confinement and wetting layers. That way, these layers are all present on the inside surface of the hole. As stated above, it is only the wetting layer which is necessary according to the invention, on at least a part of this inside surface.
  • the confinement layer, possible barrier layer and wetting layer on the second surface equally form a T-stack, as was described for the layers on the first surface. All the embodiments described above in terms of materials and layer thicknesses etc, can be applied as well to the layers on the second surface.
  • the invention is equally related to a method of producing a package through wafer level sealing, wherein the method described above is applied on at least one substrate, to produce a pattern of reflowed indium on the first substrate.
  • a second substrate e.g. a MEMS substrate
  • the same method is preferably applied to obtain a similar pattern.
  • the second substrate is aligned and positioned onto the first by a flip-chip step, and the sealing is obtained by an additional reflow step, thereby joining the two indium layers effectively together.
  • a confinement layer and a wetting layer are applied to the second substrate, but no indium layer is deposited and reflowed on the second substrate. In that case, the indium layer on the first substrate alone makes sure that the sealing is obtained.
  • a second reflow step is performed.
  • the invention is thus related to a package defined by a first substrate, a sidewall and a second substrate forming a top cover or cap, said sidewall comprising Indium, said sidewall comprising:
  • Each confinement layer and each wetting layer which is present above said confinement layer preferably have the same longitudinal symmetry line.
  • a barrier layer may be present between at least one confinement layer and the wetting layer present above said confinement layer.
  • the confinement layer, wetting layer and reflowed indium layer(s) may have the characteristics as described above with respect to the method of the invention, in terms of materials, layer thicknesses etc.
  • T-stack in this case was Ti 5% W 95% /Au (10/200 nm), i.e. without diffusion barrier.
  • the re-flow was conducted in a forming gas rapid anneal oven (4 min, 280 °C), see Fig. 5.
  • a typical process flow is described below with reference to Fig. 5.
  • the different steps and parameters, which describe these steps, correspond to a specific embodiment of the present invention. It should be understood that a person skilled in the art could vary various steps or parameters without changing the general idea, which is described in the claims.
  • a wafer e.g. Si wafer, with a dielectric layer is provided (e.g. a 1.5 ⁇ m Si-oxide). Alignment crosses are covered with vacuum tape.
  • rims Different shapes have been realized (some are depicted in Fig. 6), using the above described technology.
  • the rims have been flipped and underwent an X-ray test, a leak test & a shear test.
  • the X-ray test showed the presence of the first intermetallic alloy.
  • FC84 and FC40 are fluorocarbon liquids.
  • Shear tests & results A set of 10 devices flip chip mounted with Indium on a 3" wafer. Mounting structures were Indium ring-structures, with adhesion areas between 100 and 250 ⁇ m 2 . A shear test was performed. Sample nr Shear force (gf) 1 1713.23 2 2048.21 3 1795.57 4 1084.8 5 1766.01 6 841.31 7 1343.42 8 1762.14 9 1492.26 10 970.09 Shear strengths in the range of about 1 to 2,5 kgf were reached. The shear strength is only indicative, but is very high, i.e. much higher than most standard requirements.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Wrappers (AREA)

Abstract

The present invention is related to a method for providing solder material on a predetermined area on a substrate, comprising the steps of
  • providing a substrate (1),
  • producing a confinement layer (7) extending on a first area of a first surface of the substrate, said confinement layer comprising a confinement material, the confinement material and the solder material repelling each other,
  • producing a wetting layer (9), extending on a second area, comprising a wetting material, the second area lying within the first area, the wetting material attracting the solder material,
  • depositing the solder material (10) on a part of the wetting layer, said solder material being indium,
  • reflowing the solder material until the wetting layer is covered with a layer of solder material.
Further a novel packaging method is disclosed. Also a novel type of package is described.

Description

Field of the invention
The present invention relates to the field of 2D and 3D hybrid integration and sealing of micro and nano electronic devices as for instance sensors and Micro Electromechanical Systems (MEMS). More generally it relates to a method for depositing a solder material on a substrate in the form of a predetermined pattern, which can extend 2-dimensionally (2D - in plane) or 3-dimensionally (3D).
State of the art
State of the art methods for depositing a solder material on a substrate in the form of a predetermined pattern are for instance (electrical) plating, stencil printing or thermal evaporation.
Problems arise if a large variety of geometrical shapes and areas on the substrate require deposition of the solder material. This is typically the case in (hermetic) sealing-ring packages (see Fig. 1) that require a wide rim of solder material for mechanical stability and a small nozzle at one point of the rim to allow degassing or evacuation of the cavity. The nozzle can be realized by a small indent of the rim that is closed by a subsequent reflow of the solder (so-called indent re-flow sealing, see for instance in US-6297072).
The problems stem from the non-uniform deposition of the solder material. Such non-uniformities introduce deviations from parallelism and impede the soldering process. The cause of this non-uniformity is twofold:
  • 1. Deposition by electro-plating (Sn/Pb-alloys and In) suffers from electric field-line crowding (i.e. current crowding) at edges. The deposition rates are therefore different for different geometries. If different shapes or sizes of the deposition areas are present on the same substrate there will be a local variation of the amount of deposited material.
  • 2. As for evaporated material, small structures are difficult to define with the thick resists that are required for the lift-off of the thick soldering metal. In particular small structures of different sizes on the same substrate are difficult to define. The extreme case can be that small structures are not fully developed (they remain open).
    • Different geometries and sizes of solder areas are ubiquitous in wafer level packaging because various kinds of devices may be manufactured on a single wafer. Non-uniformities of the solder deposition impede further miniaturization of this packaging technique.
    It is therefore desirable to find a method, which permits an application of the solder so as to adapt for the here mentioned non-uniformities. It would be even more preferable to have a method that can be used to provide the solder on locations on the substrate that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), i.e. into pitches and via-holes.
    Typical solder materials today are for instance Sn/Pb. The use of Pb will be banned by law, so new alternatives are sought; these alternatives should preferably have good properties and/or should allow methods such that hermetic sealing is possible and a stable bond is formed (e.g. high shear force).
    Aims of the invention
    The present invention aims to provide a method, which permits a uniform distribution of the solder. It is a further aim of the present invention to provide a method which allows to distribute the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), e.g. into pitches and via-holes, or under bridge-like structures.
    Summary of the invention
    The invention is related to a method such as described in appended claims 1 to 26. This method allows to distribute the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), e.g. into pitches and via-holes, or under bridge-like structures.
    According to the present invention, the reflowed layer of solder material has a uniform thickness, which is advantageous for instance in packaging applications.
    A property of the method according to the present invention is such that the first area, the second area and layer thicknesses of the wetting layer and if present barrier layer, are chosen such that the repelling force between the reflow material and the confinement layer is big enough such that the reflow material does not leave the second area during the reflow step.
    In certain embodiments of the present invention the reflow material is partly flowing under at least part of a bridge-like or overhanging structure during the reflow step. This is an advantage compared to state of the art solder deposition techniques. An example is for instance the production of T-stack, comprising a confinement layer, wetting layer and advantageously barrier layer, after which for instance a cantilever is appearing - placed or produced above at least part of this pattern. The present invention allows then, contrary to the prior art, to provide a layer of solder material under this cantilever structure. Moreover the reflow material is typically conductive and this technique can thus be used for contacting under a bridge-like structure.
    In certain embodiments the reflow material fills through holes or vias, possibly connected to internal cavities, during the reflow step. In further embodiments the reflow material flows towards the other side of the substrate, after which a second side of the substrate is at least partially covered with solder material.
    The method of the invention is compatible and can be used with an indent reflow sealing technique (see for instance in US-6297072), as described in appended claims 25 to 27. The method according to this aspect of the invention can further comprise the formation of an indent in the first or the second reflow layer before the flip-chip step.
    The invention is equally related to a package such as described in appended claims 28 to 30.
    This package can to be applied in all fields as for instance, but not limited to, MEMS packaging or sensor packaging (e.g. Infrared Sensors).
    Short description of the drawings
    Fig. 1 represents the principle of sealing by indent reflow (cross-section). The cavity can be (hermetically) sealed by the re-flow after it has been evacuated/degassed via the small indent (nozzle) on the right.
    Fig. 2 represents the fluxless guided-flow metallisation stack. The T-stack acts like a railway or guiding path confining the liquid indium to the wettable metal areas.
    Fig. 3 represents the adaptive indium distribution by fluxless guided-flow. Indium is non-uniformly distributed on the sealing rim (A), as shown in the drawing (B). After a re-flow step at T > 160 °C, the indium is distributed uniformly on the rim (C).
    Fig. 4 represents the guided re-flow of indium for indent re-flow sealing application. The width of the indent is about 10 micron while the rest of the metal has a width of 80 micron. The indium is well distributed all over the structure and has a uniform thickness. (C) is a zoom picture of (B), which is a zoom picture of (A).
    Fig.5A to Fig.5M illustrate a process flow according to the method of the present invention.
    Fig. 6 represents some of the sealing patterns for which the method according to the present invention has been tested.
    Fig. 7 illustrates the embodiment wherein two opposite surfaces of a substrate are covered with indium, reflowed from one surface to the other through a hole in the substrate.
    Detailed description of the invention
    A method for producing a distribution of a solder with uniform thickness is disclosed. The method allows distributing the solder to locations on the substrate/device that are out of reach of the present solder deposition-techniques (electro-plating and thermal evaporation), i.e. into pitches and via-holes. The method according to the present invention makes use of Indium as a solder material.
    The method is based on the reflow properties of indium in combination with the ability to deposit indium on very fine structures. The concept is depicted in Fig. 2 and Fig. 3.
    According to the invention, the indium is deposited through the following process steps:
    • a confinement layer 7 is produced, extending on a first area on the substrate's surface 1. The confinement layer repels the indium. The term 'extending on' is meant to describe the situation wherein the orthogonal projection of the layer's in-plane borders on the substrate substantially corresponds to the area.
    • a wetting layer 9 is produced, extending on a second area lying within the first area. The wetting layer attracts the indium, in order to facilitate the flow. The wetting layer is produced above the confinement layer, and preferably but not necessarily in direct contact with the confinement layer. A barrier layer may be present between the two (see next paragraph).
    • on the wetting layer, the indium 10 is deposited and subsequently reflowed to cover the wetting layer, thus forming a solder layer extending on said wetting layer.
    Optionally, lying within the first area, a barrier layer 8 is provided on the confinement layer to prevent diffusion of the indium into the substrate. In this case, the wetting layer is produced on the barrier layer. The barrier layer's surface is preferably larger than the wetting layer's surface.
    According to the preferred embodiment, first and second area's are such that the confinement and wetting layer (and possibly the barrier layer) form an 'inverted T-stack'.
    In other words, the confinement layer 7 forms a track with a given width, while the wetting layer 9 equally forms a track with a width smaller than the confinement layer's width. Preferably, the second area is distributed laterally symmetrical with respect to the first area, characterized by a distance of non-overlap d (see fig. 2). In other words, both tracks have the same longitudinal symmetry line, so that there is a constant distance of non-overlap d on both sides of that symmetry line.
    During the re-flow step the indium is melted and distributed over the guiding metal track. The T-metal stack, defining the guiding metal track, permits the indium to flow at elevated temperatures, but also confines the flowing indium to prevent liquid metal spilling on the surface of the substrate. The T-structure allows for a larger repelling force, compared to the case wherein the confinement layer and the wetting layer cover the same area. This property is particularly important for silicon and glass/quartz substrates since indium has a strong affinity to silicon and glass.
    Possible typical advantageous dimensions and materials of the T-stack are provided in the following table. Any combination of wettable material and barrier material is possible. The combinations Au/Ni and Au/Pt are preferred. Advantageously the barrier layer is present, but combinations without the barrier layer are not excluded; though the latter provide a lower long-term stability.
    Materials Thickness (typical)
    Wettable metal Au, Cu 50 - 250 nm
    (see below, T WL )
    Barrier metal Ni, Pt 100 - 300 nm,
    e.g. 200 nm
    Confinement metal TixW1-x
    (x = 5% - 100%)    		 10 - 30 nm
    As a rule of thumb, the minimum distance of non-overlap (d) of the wettable and the confinement metal can be advantageously chosen to be 1 µm for a resulting indium thickness H In (after reflow) smaller than 10 µm, with an additional safety margin of 1 µm per 10 µm additional indium started (i.e. d=2 µm for an indium thickness H In between 10 & 20 µm).
    The thickness of the wetting layer must not exceed a critical thickness H WM given by the formation of the first intermetallic alloy between indium and the wettable metal. The nature of this first intermetallic alloy depends on the metals used for the wettable layer and the solder layer. The question of whether or not this alloy is formed depends on the thickness of the wettable layer, in such a way that the alloy is formed when the thickness of the wettable layer exceeds a critical value. This critical thickness HWM can be calculated according to the following equation.
    Figure 00080001
    In this equation In% refers to the indium weight-percentage of the first intermetallic alloy, H In to the height of the deposited indium and ρWM and ρIn to the densities of the wettable metal and of indium (7.3 g/cm3), respectively.
    The absence of the first intermetallic alloy guarantees a long-term stability of the metal stack UBM(Under Bump Metallisation)/Indium and thus of the (sealed) package and is believed to contribute to the high resulting shear force (experimental results are disclosed further in the text).
    For the example of the wettable metal gold the first intermetallic is AuIn2 formed at an indium weight-percentage of 55%. A calculation with 5 µm indium leads to 850 nm critical thickness of gold, i.e. the total thickness of deposited gold should be substantially below this value. As a safety margin a factor 2 is advised, leading to a total gold thickness of about 400 nm.
    The re-flow conditions are set by the thermal conductivity of the substrate. The temperature should exceed 160 °C, typically it would be between 180 - 280 °C. The re-flow should be conducted in an environment of forming gas, which avoids the oxidation of the Indium (typically a mixture of N 2 and H 2; advantageously the concentration of H 2 is larger than 2% and smaller than about 5%). Care has to be taken that no indium oxide is formed prior to the re-flow. This can be avoided by depositing a photo resist layer on the reflow layer, which is then stripped just before the reflow step.
    The method according to the present invention is particularly suited for hermetic packaging by indent re-flow sealing and for zero-level packaging. There are major advantages compared to other technologies like BCB (Benzo Cyclo Butene) - based sealing and Sn/Pb based sealing:
    • smaller dimensions can be achieved (because fine dimensions can be manufactured for the T-stack). The indium deposition doesn't need to happen on very small structures as for instance a 10 µm wide or smaller pattern; they can be performed on a pattern of for instance 80 µm wide or bigger (see also further); during a reflow step the Indium will flow over the hole UBM pattern, which can comprise a narrower part or sub feature with much smaller widths (for instance 10 µm or smaller, see Fig. 4). The Indium can be deposited on only part of the wetting layer, and the relative size of this part is not relevant. It should further also be understood that enough Indium needs to be present on this 'only part' of the wetting layer, in order to be able to flow over the whole wetting pattern. An indicative parameter can be the fraction F = V In /S WM = Volume Indium(deposited on 'only part' of the wetting layer) Surface wetting layer ; preferably the thickness of the Indium after reflow should be higher than 50 nm, even more preferably higher than 100 nm to guarantee a good reflow process which results in a homogeneously thick Indium layer which covers the whole wetting layer. This means that preferably F > 0.05. Even more preferably F > 0.1 .
    • according to the present invention the Indium doesn't have to be applied over the finally required region.
    • the out-gas rate of indium is much lower than BCB or plastics, which typically need solvents before application; these solvents are never completely removed in typical processes.
    • the sealing material is non-hygroscopic (e.g. doesn't absorb water) and conductive (which is not the case for instance BCB).
    • indium forms.metallic joints already at room temperature and is soft (this eases parallelism during the bonding process because flip-chip tools usually exhibit a worse parallelism at higher pressure)
    • the re-flow temperature is lower than for Sn/Pb-alloys.
    In a further embodiment the ability to feature 3D integration is disclosed, i.e. an interconnect through the wafer through a via and the flow of indium through micro-machined ditches etc. While during the reflow step, the solder/Indium material flows along the pattern defined by the UBM stack, it can be guided towards a through hole or via.
    According to this embodiment, in addition to the process steps described above for the first surface of the substrate, a confinement layer is produced on the opposite (second) surface of the substrate as well, in the same manner as described above, extending on a first area of the second surface. A wetting layer is applied on a second area of the second surface, with possibly a barrier layer between the confinement and the wetting layers.
    A hole is produced connecting the second area on the first surface to the second area on the second surface, i.e. the hole is situated between the respective areas. A wetting layer is equally applied to the inside surface of this hole or via, so that this surface is at least partially covered with a wetting layer, and preferably completely covered. The presence of a barrier material on the inside surface of the hole can be advantageous but is not necessary. The presence of a confinement layer on the inside of the hole is possible but not necessary since the confinement is performed by the through hole or via itself. It is to be noted that the hole is not necessarily formed after the confinement and wetting layers have been produced on both sides of the substrate. Typically, the hole is produced before applying these layers.
    Indium is then deposited on a part of the wetting layer of the first surface, followed by a reflow step, whereby indium flows over the wetting layer of the first surface, through the hole, and over the wetting layer of the second surface, until the wetting layers on both surfaces are covered with a layer of indium, extending on the wetting layers.
    The wetting layer on the second surface and thus the resulting indium layer on the second surface, can serve as a contacting area towards underlying substrates, chips, or any electronic structure known in the art which need to be electrically contacted or interconnected. They can be designed to provide well-positioned contact-pads on the second surface of the substrate, which are connected to the front side, which can comprise electrical elements. In the same way the wetting layer on the first surface and thus the resulting indium layer on the first surface can comprise patterns which can serve as interconnect patterns. In certain embodiments according to the present invention the indium reflowed layer is forming interconnects from a first surface of the wafer to a second surface of the wafer.
    An additional driver for the through hole filling can be capillary force.
    In a further embodiment internal cavities, which are connected to a (through) hole can be filled during the reflow step.
    The via or through hole is attached on both sides of the wafer to another UBM stack, such that indium that passes through the wafer keeps on reflowing on the other side of the substrate.
    This is illustrated in figure 7. In the embodiment shown, the hole 100 is covered on its inside surface by the confinement layer 7, and the wetting layer 8. The indium 10 is shown before (fig. 7a) and after reflow (fig. 7b). The hole 100 forms a connection between the wetting layers on both sides of the substrate. Confinement layers are equally present on both sides, so that the .indium covers the wetting layers on both sides of the substrate, after the reflow step. In the case of fig. 7, an electrically insulating layer 101 is present under the confinement layer. In the embodiment shown in figure 7, the hole was produced before applying the insulating layer, confinement and wetting layers. That way, these layers are all present on the inside surface of the hole. As stated above, it is only the wetting layer which is necessary according to the invention, on at least a part of this inside surface.
    According to the preferred embodiment, the confinement layer, possible barrier layer and wetting layer on the second surface, equally form a T-stack, as was described for the layers on the first surface. All the embodiments described above in terms of materials and layer thicknesses etc, can be applied as well to the layers on the second surface.
    There are alternative techniques for conductive via fillings like poly-silicon. However, these techniques require higher temperatures (- 630 °C) and are therefore not suitable as silicon back-end processes since standard CMOS can only resist to temperatures up to maximum 450°C or for other types of substrates like for instance polymer or organic substrates which cannot tolerate such high temperatures.
    The invention is equally related to a method of producing a package through wafer level sealing, wherein the method described above is applied on at least one substrate, to produce a pattern of reflowed indium on the first substrate. On a second substrate, e.g. a MEMS substrate, the same method is preferably applied to obtain a similar pattern. After that, the second substrate is aligned and positioned onto the first by a flip-chip step, and the sealing is obtained by an additional reflow step, thereby joining the two indium layers effectively together. Alternatively, a confinement layer and a wetting layer are applied to the second substrate, but no indium layer is deposited and reflowed on the second substrate. In that case, the indium layer on the first substrate alone makes sure that the sealing is obtained. Also in this case, after joining, a second reflow step is performed.
    The invention is thus related to a package defined by a first substrate, a sidewall and a second substrate forming a top cover or cap, said sidewall comprising Indium, said sidewall comprising:
    • attached to each substrate respectively, a confinement layer forming a track with a given width,
    • above each confinement layer, as seen from the respective substrate, a wetting layer forming a track with a width smaller than the respective confinement layer's width.
    Each confinement layer and each wetting layer which is present above said confinement layer preferably have the same longitudinal symmetry line. A barrier layer may be present between at least one confinement layer and the wetting layer present above said confinement layer.
    For the package according to the invention, the confinement layer, wetting layer and reflowed indium layer(s) may have the characteristics as described above with respect to the method of the invention, in terms of materials, layer thicknesses etc.
    Experimental Results
    First tests of the re-flow capabilities of indium have been performed on silicon wafers. The T-stack in this case was Ti 5% W 95%/Au (10/200 nm), i.e. without diffusion barrier. The re-flow was conducted in a forming gas rapid anneal oven (4 min, 280 °C), see Fig. 5.
    A typical process flow is described below with reference to Fig. 5. The different steps and parameters, which describe these steps, correspond to a specific embodiment of the present invention. It should be understood that a person skilled in the art could vary various steps or parameters without changing the general idea, which is described in the claims.
    A. A wafer e.g. Si wafer, with a dielectric layer is provided (e.g. a 1.5 µm Si-oxide). Alignment crosses are covered with vacuum tape.
    Under bump metallisation (UBM)
  • B. A layer of 30nm of TiW [typically between 25 and 35 nm] and 500 nm of Au are sputtered.
  • C. The vacuum tape is removed from the wafer; the alignment crosses are visible now.
  • D. A positive resist is spin coated on the wafer. The wafer is baked during one minute on a hotplate of 120 °C. After baking, the resist thickness is about 2,7 µm.
  • E. The resist is exposed in a contact mask aligner in hard contact mode. A UBM negative mask was applied. To develop the resist, a solution of diluted TMHA (Tetramethylammonium Hydroxide)-based photo-resist developer is used. The exposure time/development time can be reduced to compensate the effects of a gold under etch (see next step).
  • F. A KI/I2/H2O solution is used for the gold etch. The etch time is a function of the thickness of the gold layer. The wafer is rinsed with water immediately after etching. The selectivity compared to TiW is good. A new UBM negative mask forms new alignment crosses for the plating mask.
  • G. The resist is stripped with for instance acetone to remove the major part of the resist, followed by hot acetone (50 °C) to remove the rests and finally IPA (IsoPropyl Alcohol) to avoid traces when drying the wafer.
    • Indium plating
  • H. A positive plating resist is spin coated on the wafer. The resist excess at the border of the wafer is removed (edge bead removal). The wafer is baked during 60 minutes in 90 °C oven. After baking, the resist thickness is about 9 µm.
  • I. The resist is exposed in a mask aligner in hard contact mode. The alignment crosses are defined by the previous - UBM - mask. To develop the resist, a solution of diluted TMAH based photo-resist developer is used. Extra attention is drawn to the alignment: to achieve a good plating the resist must cover the TiW layer, no TiW should be exposed to the plating solution.
  • J. The backside of the wafer is coated with a positive resist to protect this side of the wafer from being plated. The wafer is baked during 15 minutes in a 95 °C oven. Before plating, an oxygen plasma is applied to the sample in a RIE (Reactive Ion Etching) plasma etch system. Plating is done in an Indium plating solution. Plating thickness is about 8 to 9 µm.
  • K. The resist (coated on the backside of the wafer) is stripped with acetone to remove the major part of the resist, followed by hot acetone (50 °C) to remove the rests and finally IPA (IsoPropyl Alcohol) to avoid traces when drying the wafer.
    • Indium reflow
  • L. The wafer is heated up to 280 °C during 4 minutes in a reflow oven. The previous step and the reflow are done directly after the plating to avoid oxidation of the Indium metal surface.
  • M. The TiW layer is etched in a H2O2, 40% solution. The etch rate is about 0.75 µm/min. Total etch time is about 40 minutes.
  • N. The wafer is covered with resist to protect the Indium from being oxidised (not depicted in Fig. 5).
  • O. Before the flip chip of the device, the resist is stripped. A CF 4-plasma (alternatively for instance a SF 6 plasma) is given to remove possible leftovers of the resist and to avoid oxidation of the Indium (not depicted in Fig. 5).
  • P. Flip chip (not depicted in Fig. 5) of the MEMS wafer, whereby in preferred embodiments also a similar UBM stack is applied on the MEMS wafer before the flip chip, following the same patterns. Hereby an UBM/In/UBM layer structure can be acquired. It is not necessary that an Indium layer is present on both wafers. This means that for the production of a package, the steps of the method of claim 1 can be applied to one wafer, while on the other, only a confinement layer and a wetting layer are applied, with the same pattern of the corresponding layers on the other wafer.
    • Second Indium reflow
  • Q. After flip chip a second reflow is done to create an intermetallic of the indium with the top metal layer or UBM stack of the MEMS wafer. This will also improve the bonding strength. The sample is heated up to 280° C during 4,5 minutes in forming gas atmosphere. This step can be combined with an Indent Reflow Sealing technique to control the atmosphere in the package.
    • Different shapes of rims have been realized (some are depicted in Fig. 6), using the above described technology. The rims have been flipped and underwent an X-ray test, a leak test & a shear test. The X-ray test showed the presence of the first intermetallic alloy.
    Gross leak test:
    Gross leak tests are performed in two baths with liquids. The liquids have different boiling temperatures. The vacuum package is kept in the bath with the liquid with the lower boiling temperature for several hours. Then the sample is moved to the bath with the higher boiling temperature. If there is a gross leak, liquid with the lower boiling temperature is inside the package and starts to boil. This becomes visible by forming of bubbles (see: MIL-STD-202G, 8 February 2002).
    Fine leak test:
    For the fine leak test a small hole is drilled in the package (1mm2). The package is pumped down to high vacuum through this hole. The vacuum pump is connected to a helium leak test system. From the other side helium is sprayed against the package. If the package is leaky a helium signal can be detected at the leak detector.
    Hermeticity tests & results:
    Time in He Fine Leak Pressure Fine leak Gross leak Time in FC84 T of FC40
    (h) (bar) (mbarl/sec) (h) (C)
    95 1 bar (no vacuum) (3 ±0.1)E-9 45,3 110
    No fine leak was measured with the leak detector system.
    A gross leak was performed and no gross leak was determined. Time in first fluorined FC84 (3M trademark) was 94 hours 30 min and the temperature of FC40 (3M trademark) was 110 °C (FC84 and FC40 are fluorocarbon liquids).
    Shear tests & results:
    A set of 10 devices flip chip mounted with Indium on a 3" wafer. Mounting structures were Indium ring-structures, with adhesion areas between 100 and 250 µm2. A shear test was performed.
    Sample
    nr     		Shear force
    (gf)
    1 1713.23
    2 2048.21
    3 1795.57
    4 1084.8
    5 1766.01
    6 841.31
    7 1343.42
    8 1762.14
    9 1492.26
    10 970.09
    Shear strengths in the range of about 1 to 2,5 kgf were reached. The shear strength is only indicative, but is very high, i.e. much higher than most standard requirements.
    The conclusions from these tests were that indium re-flow sealing, according to the present invention, creates hermetic packages and that it provides for sufficiently large mechanical strength of these packages.

    Claims (30)

    1. A method for providing solder material on a predetermined area on a substrate, comprising the steps of
      providing a substrate (1),
      producing a confinement layer (7) extending on a first area of a first surface of the substrate, said confinement layer comprising a confinement material, the confinement material and the solder material repelling each other,
      producing a wetting layer (9), extending on a second area, the wetting layer comprising a wetting material, the second area lying within the first area, the wetting material attracting the solder material,
      depositing the solder material (10) on a part of the wetting layer, said solder material being indium,
      reflowing the solder material until the wetting layer is covered with a layer of solder material.
    2. The method according to claim 1, wherein the confinement layer (7) forms a track with a given width, while the wetting layer (9) forms a track with a width smaller than the confinement layer's width.
    3. The method according to claim 2, wherein the confinement layer (7) and the wetting layer (9) have the same longitudinal symmetry line.
    4. Method according to any one of claims 1 to 3, further comprising the step of producing on the confinement layer a barrier layer (8) extending on a third area lying within the first area, and wherein the wetting layer is produced on said barrier layer, such that said wetting layer and said confinement layer are not in direct physical contact.
    5. The method according to any one of claims 1 to 4, further comprising the steps of
      producing a confinement layer extending on a first area of a second surface of the substrate, said confinement layer comprising a confinement material, the confinement material and the solder material repelling each other,
      producing a wetting layer, extending over a second area on the second surface, comprising a wetting material, the second area of the second surface lying within the first area of the second surface, the wetting material attracting the solder material,
      producing a hole or via (100) through the substrate, connecting the second area of the first surface to the second area of the second surface,
      applying a wetting layer on at least a part of the inside surface of said hole or via,
      depositing the solder material on a part of the wetting layer present on the first surface, said solder material being indium,
      reflowing the solder material until the wetting layers on both surfaces are covered with a layer of solder material.
    6. The method according to claim 5, further comprising the step of producing a barrier layer on the confinement layer of the second surface, the barrier layer extending on a third area of the second surface, this third area lying within the first area of the second surface, and wherein the wetting layer on the second surface is produced on said barrier layer, such that said wetting layer and said confinement layer on the second surface are not in direct physical contact.
    7. The method according to claim 5 or 6, wherein the confinement layer of the second surface forms a track with a given width, while the wetting layer of the second surface forms a track with a width smaller than the confinement layer's width.
    8. The method according to claim 7, wherein the confinement layer and the wetting layer of the second surface have the same longitudinal symmetry line.
    9. The method according to any one of claims 1 to 8, further comprising the step of forming a bridge-like structure on the substrate, and wherein during the reflow step the solder material flows under at least part of said bridge-like structure.
    10. The method according to any one of claims 1 to 9, whereby the layer of solder material, formed after the reflow step, has a uniform thickness.
    11. The method according to claim 3, wherein the difference in width between the confinement layer and the wetting layer equals N µm, said N = 2[INT[H In /10]+1], H In being the thickness of the resulting Indium layer after reflow.
    12. The method according to any one of claims 1 to 11, wherein the volume of the solder material deposited on said wetting layer is bigger than 0.05 µm x surface of the wetting layer.
    13. The method according to any one of claims 1 to 11, wherein the volume of the solder material deposited on said wetting layer is bigger than 0.1 µm x surface of the wetting layer.
    14. The method according to any one of claims 1 to 13, wherein the thickness of the indium layer after reflow is larger than 50nm.
    15. The method according to any one of claims 1 to 14, wherein said wetting material comprises Au or Cu.
    16. The method according to any one of claims 1 to 15, wherein during said reflow step no intermetallic alloy is formed between said reflow material and said wetting layer.
    17. The method according to claim 16, wherein the thickness of said wetting layer T WL is smaller than the critical thickness
      Figure 00240001
      wherein In% refers to said indium weight-percentage of the first intermetallic alloy, H In to the height of the deposited indium and ρWM and ρIn to the densities of the wettable metal and of indium respectively.
    18. The method according to any one of claims 1 to 17, wherein said wetting layer has a thickness between 50 nm and 250 nm.
    19. The method according to any one of claims 1 to 18, wherein said confinement material comprises Ti x W 1-x , wherein x is between 5% and 100%.
    20. The method according to any one of claims 1 to 19, wherein said confinement layer has a thickness between 10 and 30 nm.
    21. The method according to claim 4, wherein said barrier material comprises Ni or Pt.
    22. The method according to claim 4, wherein said barrier layer has a thickness of about 200 nm.
    23. The method according to any one of claims 1 to 22, wherein said reflow step is performed at a temperature higher than 160°C.
    24. The method according to claim 23, wherein said reflow step is performed at a temperature between 180°C and 280°C.
    25. Method for performing wafer level sealing comprising the steps of:
      performing the method of any one of claims 1 to 24 on a first substrate, to distribute solder material on a predetermined area of said first substrate, resulting a in first reflow layer;
      performing the method of any one of claims 1 to 24 on a second substrate, to distribute solder material on a predetermined area of said second substrate, resulting in a second reflow layer;
      performing flip-chip of said second substrate on said first substrate, such that said first reflow layer and said second reflow layer are in physical contact and aligned;
      performing an additional reflow step, wherein said first and said second reflow layer are joined.
    26. The method according to claim 25, further comprising the formation of an indent in said first or said second reflow layer before the flip-chip step.
    27. Method for performing wafer level sealing comprising the steps of:
      performing the method of any one of claims 1 to 24 on a first substrate, to distribute solder material on a predetermined area of said first substrate, resulting a in first reflow layer;
      producing a confinement layer extending on a first area of a surface of a second substrate, said confinement layer comprising a confinement material, the confinement material and the solder material repelling each other,
      producing a wetting layer, extending on a second area of said surface of the second substrate, the wetting layer comprising a wetting material, said second area lying within the first area of the second substrate, the wetting material attracting the solder material,
      performing flip-chip of the second substrate on the first substrate, such that said first reflow layer and the wetting layer on said second substrate are in physical contact and aligned,
      performing an additional reflow step.
    28. A package, defined by a first substrate, a sidewall and a second substrate forming a top cover or cap, said sidewall comprising Indium, said sidewall comprising :
      attached to each substrate respectively, a confinement layer (7) forming a track with a given width,
      above each confinement layer, as seen from the respective substrate, a wetting layer (9) forming a track with a width smaller than the respective confinement layer's width.
    29. The package according to claim 28, wherein each confinement layer and each wetting layer present above said confinement layer have the same longitudinal symmetry line.
    30. The package according to claim 28, wherein a barrier layer (8) is present between at least one confinement layer and the wetting layer present above said at least one confinement layer.
    EP05447044A 2004-03-01 2005-02-28 Method for depositing a solder material on a substrate Not-in-force EP1575084B1 (en)

    Priority Applications (1)

    Application Number Priority Date Filing Date Title
    EP05447044A EP1575084B1 (en) 2004-03-01 2005-02-28 Method for depositing a solder material on a substrate

    Applications Claiming Priority (5)

    Application Number Priority Date Filing Date Title
    US54921604P 2004-03-01 2004-03-01
    US549216P 2004-03-01
    EP04447054 2004-03-04
    EP04447054A EP1571704A1 (en) 2004-03-04 2004-03-04 Method for depositing a solder material on a substrate in the form of a predetermined pattern
    EP05447044A EP1575084B1 (en) 2004-03-01 2005-02-28 Method for depositing a solder material on a substrate

    Publications (3)

    Publication Number Publication Date
    EP1575084A2 true EP1575084A2 (en) 2005-09-14
    EP1575084A3 EP1575084A3 (en) 2005-09-21
    EP1575084B1 EP1575084B1 (en) 2010-05-26

    Family

    ID=34830803

    Family Applications (1)

    Application Number Title Priority Date Filing Date
    EP05447044A Not-in-force EP1575084B1 (en) 2004-03-01 2005-02-28 Method for depositing a solder material on a substrate

    Country Status (1)

    Country Link
    EP (1) EP1575084B1 (en)

    Cited By (4)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    EP1987535A1 (en) * 2006-02-01 2008-11-05 Silex Microsystems AB Vias and method of making
    WO2009153728A1 (en) * 2008-06-16 2009-12-23 Nxp B.V. Through wafer via filling method
    WO2010075831A1 (en) * 2008-12-30 2010-07-08 Osram Opto Semiconductors Gmbh Method for producing lamps
    WO2014023320A1 (en) * 2012-08-10 2014-02-13 Gottfried Wilhelm Leibniz Universität Hannover Method for producing a hermetically sealed housing

    Families Citing this family (1)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    TW202247724A (en) * 2021-04-09 2022-12-01 美商山姆科技公司 High aspect ratio vias filled with liquid metal fill

    Citations (7)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    JPH02278743A (en) * 1989-04-19 1990-11-15 Fujitsu Ltd Junction structure of indium solder
    US5730932A (en) * 1996-03-06 1998-03-24 International Business Machines Corporation Lead-free, tin-based multi-component solder alloys
    EP0951068A1 (en) * 1998-04-17 1999-10-20 Interuniversitair Micro-Elektronica Centrum Vzw Method of fabrication of a microstructure having an inside cavity
    US6046074A (en) * 1995-06-05 2000-04-04 International Business Machines Corporation Hermetic thin film metallized sealband for SCM and MCM-D modules
    US6362435B1 (en) * 1999-12-20 2002-03-26 Delphi Technologies, Inc. Multi-layer conductor pad for reducing solder voiding
    US6409073B1 (en) * 1998-07-15 2002-06-25 Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. Method for transfering solder to a device and/or testing the device
    US20020086144A1 (en) * 2000-12-28 2002-07-04 Hiromi Honda Printed wiring board and electronic apparatus

    Patent Citations (7)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    JPH02278743A (en) * 1989-04-19 1990-11-15 Fujitsu Ltd Junction structure of indium solder
    US6046074A (en) * 1995-06-05 2000-04-04 International Business Machines Corporation Hermetic thin film metallized sealband for SCM and MCM-D modules
    US5730932A (en) * 1996-03-06 1998-03-24 International Business Machines Corporation Lead-free, tin-based multi-component solder alloys
    EP0951068A1 (en) * 1998-04-17 1999-10-20 Interuniversitair Micro-Elektronica Centrum Vzw Method of fabrication of a microstructure having an inside cavity
    US6409073B1 (en) * 1998-07-15 2002-06-25 Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. Method for transfering solder to a device and/or testing the device
    US6362435B1 (en) * 1999-12-20 2002-03-26 Delphi Technologies, Inc. Multi-layer conductor pad for reducing solder voiding
    US20020086144A1 (en) * 2000-12-28 2002-07-04 Hiromi Honda Printed wiring board and electronic apparatus

    Non-Patent Citations (1)

    * Cited by examiner, † Cited by third party
    Title
    PATENT ABSTRACTS OF JAPAN vol. 015, no. 046 (E-1029), 4 February 1991 (1991-02-04) -& JP 02 278743 A (FUJITSU LTD), 15 November 1990 (1990-11-15) *

    Cited By (7)

    * Cited by examiner, † Cited by third party
    Publication number Priority date Publication date Assignee Title
    EP1987535A1 (en) * 2006-02-01 2008-11-05 Silex Microsystems AB Vias and method of making
    US8324103B2 (en) 2006-02-01 2012-12-04 Silex Microsystems Ab Vias and method of making
    WO2009153728A1 (en) * 2008-06-16 2009-12-23 Nxp B.V. Through wafer via filling method
    WO2010075831A1 (en) * 2008-12-30 2010-07-08 Osram Opto Semiconductors Gmbh Method for producing lamps
    US20120107973A1 (en) * 2008-12-30 2012-05-03 Osram Opto Semiconductors Gmbh Method for Producing Lamps
    US8809082B2 (en) * 2008-12-30 2014-08-19 Osram Opto Semiconductors Gmbh Method for producing lamps
    WO2014023320A1 (en) * 2012-08-10 2014-02-13 Gottfried Wilhelm Leibniz Universität Hannover Method for producing a hermetically sealed housing

    Also Published As

    Publication number Publication date
    EP1575084A3 (en) 2005-09-21
    EP1575084B1 (en) 2010-05-26

    Similar Documents

    Publication Publication Date Title
    EP1987535B1 (en) Method of making vias
    US10849240B2 (en) Contact structures with porous networks for solder connections, and methods of fabricating same
    US8227331B2 (en) Method for depositing a solder material on a substrate
    KR100831405B1 (en) Wafer bonding packaging method
    US6510976B2 (en) Method for forming a flip chip semiconductor package
    US8319344B2 (en) Electrical device with protruding contact elements and overhang regions over a cavity
    US20110136336A1 (en) Methods of forming conductive vias
    EP1575084B1 (en) Method for depositing a solder material on a substrate
    US9761551B2 (en) Solder joint structure for ball grid array in wafer level package
    US20060231927A1 (en) Semiconductor chip mounting body and manufacturing method thereof
    US20160099206A1 (en) Wafer level packaging of electronic device
    US6716669B2 (en) High-density interconnection of temperature sensitive electronic devices
    US11166381B2 (en) Solder-pinning metal pads for electronic components
    US20090014897A1 (en) Semiconductor chip package and method of manufacturing the same
    JP2007103840A (en) Method of manufacturing electronic circuit device
    JP7421622B2 (en) semiconductor equipment
    JP6996823B2 (en) Methods and Semiconductor Structures for Manufacturing Semiconductor Devices Containing Substrate Penetrating Vias with Self-Aligned Solder Bumps
    KR101115705B1 (en) Method of forming metallic bump and seal for semiconductor device
    WO2021203900A1 (en) Semiconductor structure and formation method therefor
    US11309269B2 (en) Method for producing a solder bump on a substrate surface
    US20240006371A1 (en) Semiconductor device interconnect structure

    Legal Events

    Date Code Title Description
    PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

    Free format text: ORIGINAL CODE: 0009012

    PUAL Search report despatched

    Free format text: ORIGINAL CODE: 0009013

    AK Designated contracting states

    Kind code of ref document: A2

    Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

    AX Request for extension of the european patent

    Extension state: AL BA HR LV MK YU

    AK Designated contracting states

    Kind code of ref document: A3

    Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

    AX Request for extension of the european patent

    Extension state: AL BA HR LV MK YU

    17P Request for examination filed

    Effective date: 20060227

    AKX Designation fees paid

    Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

    RAP1 Party data changed (applicant data changed or rights of an application transferred)

    Owner name: IMEC

    GRAP Despatch of communication of intention to grant a patent

    Free format text: ORIGINAL CODE: EPIDOSNIGR1

    GRAS Grant fee paid

    Free format text: ORIGINAL CODE: EPIDOSNIGR3

    GRAA (expected) grant

    Free format text: ORIGINAL CODE: 0009210

    AK Designated contracting states

    Kind code of ref document: B1

    Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

    REG Reference to a national code

    Ref country code: GB

    Ref legal event code: FG4D

    REG Reference to a national code

    Ref country code: CH

    Ref legal event code: EP

    REG Reference to a national code

    Ref country code: IE

    Ref legal event code: FG4D

    REF Corresponds to:

    Ref document number: 602005021419

    Country of ref document: DE

    Date of ref document: 20100708

    Kind code of ref document: P

    REG Reference to a national code

    Ref country code: NL

    Ref legal event code: VDEP

    Effective date: 20100526

    LTIE Lt: invalidation of european patent or patent extension

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: SE

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: LT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: IS

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100926

    Ref country code: AT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: SI

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: FI

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: PL

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: GR

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100827

    Ref country code: CY

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: EE

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: DK

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: PT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100927

    Ref country code: NL

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: SK

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: BE

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: CZ

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: RO

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: IT

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PLBE No opposition filed within time limit

    Free format text: ORIGINAL CODE: 0009261

    STAA Information on the status of an ep patent application or granted ep patent

    Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

    26N No opposition filed

    Effective date: 20110301

    REG Reference to a national code

    Ref country code: DE

    Ref legal event code: R097

    Ref document number: 602005021419

    Country of ref document: DE

    Effective date: 20110228

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: MC

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110228

    REG Reference to a national code

    Ref country code: CH

    Ref legal event code: PL

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: LI

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110228

    Ref country code: CH

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110228

    REG Reference to a national code

    Ref country code: IE

    Ref legal event code: MM4A

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: IE

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110228

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: LU

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20110228

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: BG

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100826

    Ref country code: TR

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: HU

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100526

    Ref country code: ES

    Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

    Effective date: 20100906

    REG Reference to a national code

    Ref country code: FR

    Ref legal event code: PLFP

    Year of fee payment: 12

    REG Reference to a national code

    Ref country code: FR

    Ref legal event code: PLFP

    Year of fee payment: 13

    REG Reference to a national code

    Ref country code: FR

    Ref legal event code: PLFP

    Year of fee payment: 14

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: FR

    Payment date: 20210120

    Year of fee payment: 17

    PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

    Ref country code: GB

    Payment date: 20210120

    Year of fee payment: 17

    Ref country code: DE

    Payment date: 20210120

    Year of fee payment: 17

    REG Reference to a national code

    Ref country code: DE

    Ref legal event code: R119

    Ref document number: 602005021419

    Country of ref document: DE

    GBPC Gb: european patent ceased through non-payment of renewal fee

    Effective date: 20220228

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: FR

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20220228

    PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

    Ref country code: GB

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20220228

    Ref country code: DE

    Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

    Effective date: 20220901