EP1561153A2 - Temperature-compensated current reference circuit - Google Patents

Temperature-compensated current reference circuit

Info

Publication number
EP1561153A2
EP1561153A2 EP03749655A EP03749655A EP1561153A2 EP 1561153 A2 EP1561153 A2 EP 1561153A2 EP 03749655 A EP03749655 A EP 03749655A EP 03749655 A EP03749655 A EP 03749655A EP 1561153 A2 EP1561153 A2 EP 1561153A2
Authority
EP
European Patent Office
Prior art keywords
channel mos
coupled
mos transistor
drain
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP03749655A
Other languages
German (de)
French (fr)
Other versions
EP1561153A4 (en
Inventor
Giorgio Oddone
Lorenzo Bedarida
Mauro Chinosi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from IT000803A external-priority patent/ITTO20020803A1/en
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of EP1561153A2 publication Critical patent/EP1561153A2/en
Publication of EP1561153A4 publication Critical patent/EP1561153A4/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G05F3/245—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage producing a voltage or current as a predetermined function of the temperature

Definitions

  • the present invention relates to current-reference circuits. More particularly, the present invention relates to temperature-compensated current-reference circuits. 2.
  • FIG. 1 Numerous techniques exist for designing current references to be unaffected by supply- oltage and temperature variations.
  • One way to generate a current reference that is robust with respect to supply- voltage variation but sensitive to temperature variation is to employ two current mirrors and a resistor as shown in FIG. 1.
  • the current through p-channel MOS transistor 10 is mirrored through p-channel MOS transistor 12.
  • the current through n- channel MOS transistor 14 is mirrored through n-channel MOS transistor 16, having resistor 18 coupled between its source and ground.
  • the circuit of FIG. 1 has a current variation of up to about 30% as a function of temperature.
  • P-channel MOS transistors 20 and 22 have their gates driven from the output of operational amplifier 24.
  • PNP bipolar transistor 26 has its emitter coupled to the drain of p- channel MOS transistor 20 and its base and collector coupled to ground.
  • PNP bipolar transistor 28 has its emitter coupled to the drain of p-channel MOS transistor 20 through resistor 30 and its base and collector coupled to ground.
  • One input of operational amplifier 24 is coupled to the drain of p-channel MOS transistor 20 and the other input of operational amplifier 24 is coupled to the drain of p-channel MOS transistor 22.
  • the present invention provides a temperature-compensated current reference using only a MOS transistor and polysilicon resistor of the same type.
  • FIG. 1 is a schematic diagram of one prior-art current-reference circuit.
  • FIG. 2 is a schematic diagram of another prior-art current-reference circuit.
  • FIG. 3 is a schematic diagram of a first illustrative current-reference circuit according to the present invention.
  • FIG. 4 is a schematic diagram of a second illustrative current-reference circuit according to the present invention.
  • a differential amplifier employs p-channel MOS current- source transistors 40 and 42, n-channel MOS input transistors 44 and 46, and n-channel bias transistor 48.
  • P-channel MOS transistor 50 supplies current to PNP bipolar transistor 52 through resistor 54 as well as PNP bipolar transistor 56 through a voltage divider comprising resistors 58 and 60.
  • resistor 54 and 60 may have resistance of about 12K ⁇
  • resistor 58 may have a resistance of about 16K ⁇ .
  • P- channel MOS transistor 50 also supplies current to N-channel MOS transistor 62 in driving resistor 64 as a source follower.
  • Resistor 64 may have a resistance of about 100K ⁇ .
  • the gate of n-channel MOS transistor 62 is driven from a reference voltage Vref that is a fixed value or that can be obtained in different manner as shown in FIG. 4
  • N-channel MOS transistor 62 is sized such that it operates in its subthreshold region.
  • n-channel MOS transistor 44 is driven from the common connection between resistors 58 and 60 (the "MULTIPLE" node).
  • the gate of n-channel MOS transistor 46 is driven from the common connection of PNP bipolar transistor 52 and resistor 54.
  • the current through the bipolar transistors 52 and 56 is:
  • I Bip U/R2 *[(R3/Rl)*ln(R3/R2) + ln(N*R3)/R2)J
  • U t is equal to KT/q: This current is a positive function of Ut normalized with respect to resistance.
  • I m increases when temperature rises and decreases when the temperature decreases.
  • U is equal to KT/q.
  • This current is a positive function of the V gs of n-channel MOS transistor 62 and a negative function of U t .
  • the current through n-channel MOS transistor 62 decreases as temperature increases and increases as temperature decreases.
  • resistor 64 to n-channel MOS transistor 62, when the temperature increases and the current through n-channel MOS transistor 62 decreases, the excessive reduction of current through n-channel MOS transistor 62 is compensated by the increase of its Vgs, due to the presence of resistor 64. In this way the total current is independent of the supply voltage and a good temperature compensation is obtained.
  • FIG. 4 a schematic diagram shows another illustrative ⁇ current-reference circuit according to the present invention. Persons of ordinary skill in the art will observe that the circuit of FIG. 4 is very similar to that of FIG. 3, and the same reference numerals have been used to identify corresponding elements. In the illustrative current-reference circuit of FIG.
  • the signal at the MULTIPLE node at the common connection of resistors 58 and 60 can be used to drive the gate of n-channel MOS transistor 62 instead of the fixed value VREF to obtain a good matching with respect to the bipolar behavior of the circuit.
  • the signal at the MULTIPLE node is in fact a function of bipolar characteristics (FIG. 4) and provides a feedback loop in the circuitry.
  • the circuit works briefly as follows: when, for example, the temperature rises the bipolar current rises but the voltage value at the MULTIPLE node (and at the node "SINGLE” at the collector of PNP bipolar transistor 52) decreases (the coefficient of the VBE respect the temperature is negative -1.56mv/C) so that the current through n-channel MOS transistor 62 decreases because of its dependence on temperature and also because the V GS of n-channel MOS transistor 62 is reduced because the voltage at the node MULTIPLE decreases. Therefore, the current through n-channel MOS transistor 62 compensates the increment of the current sunk by the bipolar transistors and, as already mentioned, the excessive V GS reduction is limited by the resistance of resistor 64.

Abstract

A current-reference circuit comprises a CMOS differential amplifier having first output node comprising a drain of a first n-channel MOS transistor and a second output node comprising a drain of a second n-channel MOS transistor. A first p-channel MOS transistor has a source coupled to a supply potential, a gate coupled to the second output node, and a drain. A first PNP bipolar transistor has an emitter coupled to the drain of the first p-channel MOS transistor through a first resistor and to a gate of the second n-channel MOS transistor, and a collector and a base both coupled to ground. A second PNP bipolar transistor has an emitter coupled to the drain of the first p-channel MOS transistor through a second resistor in series with a third resistor, and a collector and a base both coupled to ground. The gate of the first n-channel MOS transistor is coupled to a common node between the second and third resistors. A third n-channel MOS transistor has a drain coupled to the drain of the first p-channel MOS transistor, a source coupled to ground through a fourth resistor, and a gate coupled to either a reference potential or to the common node between the second and third resistors.

Description

TEMPERATURE-COMPENSATED CURRENT REFERENCE CIRCUIT
BACKGROUND OF THE INVENTION 1. Field of the Invention
The present invention relates to current-reference circuits. More particularly, the present invention relates to temperature-compensated current-reference circuits. 2. The State of the Art
In integrated circuit applications such as flash memory, EEPROM, and others, certain circuits require a constant current that is independent of variations in temperature and supply voltage.
Numerous techniques exist for designing current references to be unaffected by supply- oltage and temperature variations. One way to generate a current reference that is robust with respect to supply- voltage variation but sensitive to temperature variation is to employ two current mirrors and a resistor as shown in FIG. 1. The current through p-channel MOS transistor 10 is mirrored through p-channel MOS transistor 12. The current through n- channel MOS transistor 14 is mirrored through n-channel MOS transistor 16, having resistor 18 coupled between its source and ground.
The circuit of FIG. 1 has a current variation of up to about 30% as a function of temperature. For circuits of the type shown in FIG. 1, the current generated is equal to: I = n*Ut*ln(M)/R if the transistors are in weak inversion and I = (2/Kn*R2)*ψ(I) if the transistors are in strong inversion. In both cases the current is independent of the supply voltage but temperature variation is uncompensated.
Another way to provide a current reference is to employ a resistor and a bipolar transistor as shown in FIG. 2 to generate a current that is proportional to both absolute temperature and the temperature coefficient of the resistor. P-channel MOS transistors 20 and 22 have their gates driven from the output of operational amplifier 24. PNP bipolar transistor 26 has its emitter coupled to the drain of p- channel MOS transistor 20 and its base and collector coupled to ground. PNP bipolar transistor 28 has its emitter coupled to the drain of p-channel MOS transistor 20 through resistor 30 and its base and collector coupled to ground. One input of operational amplifier 24 is coupled to the drain of p-channel MOS transistor 20 and the other input of operational amplifier 24 is coupled to the drain of p-channel MOS transistor 22.
In the circuit of FIG. 2, the current is given by: I = (Ut/R)*ln(N) In order to provide temperature compensation, the temperature coefficient of the resistor must be opposite to Ut.
BRIEF DESCRIPTION OF THE INVENTION The present invention provides a temperature-compensated current reference using only a MOS transistor and polysilicon resistor of the same type.
BRIEF DESCRIPTION OF THE DRAWING FIGURES FIG. 1 is a schematic diagram of one prior-art current-reference circuit. FIG. 2 is a schematic diagram of another prior-art current-reference circuit. FIG. 3 is a schematic diagram of a first illustrative current-reference circuit according to the present invention.
FIG. 4 is a schematic diagram of a second illustrative current-reference circuit according to the present invention.
DETAILED DESCRIPTION OF THE INVENTION Persons of ordinary skill in the art will realize that the following description of the present invention is only illustrative and not in any way limiting. Other embodiments of this invention will be readily apparent to those skilled in the art having benefit of this disclosure. The purpose of the present invention is to obtain a constant current reference that is voltage-supply and temperature compensated. The present invention does not require any special components and is compatible with standard CMOS processes and uses a MOS transistor and polysilicon resistor of one type. Referring now to FIG. 3, a differential amplifier employs p-channel MOS current- source transistors 40 and 42, n-channel MOS input transistors 44 and 46, and n-channel bias transistor 48.
P-channel MOS transistor 50 supplies current to PNP bipolar transistor 52 through resistor 54 as well as PNP bipolar transistor 56 through a voltage divider comprising resistors 58 and 60. In one illustrative embodiment of the circuit, resistor 54 and 60 may have resistance of about 12KΩ, and resistor 58 may have a resistance of about 16KΩ. P- channel MOS transistor 50 also supplies current to N-channel MOS transistor 62 in driving resistor 64 as a source follower. Resistor 64 may have a resistance of about 100KΩ. The gate of n-channel MOS transistor 62 is driven from a reference voltage Vref that is a fixed value or that can be obtained in different manner as shown in FIG. 4 N-channel MOS transistor 62 is sized such that it operates in its subthreshold region.
The gate of n-channel MOS transistor 44 is driven from the common connection between resistors 58 and 60 (the "MULTIPLE" node). The gate of n-channel MOS transistor 46 is driven from the common connection of PNP bipolar transistor 52 and resistor 54. The current through the bipolar transistors 52 and 56 is:
IBip = U/R2 *[(R3/Rl)*ln(R3/R2) + ln(N*R3)/R2)J
Ut is equal to KT/q: This current is a positive function of Ut normalized with respect to resistance.
As will be appreciated by persons of ordinary skill in the art, Im increases when temperature rises and decreases when the temperature decreases. The current through n-channel MOS transistor 62 is: I62 = Id0*exp(VGSSXUt)
U, is equal to KT/q. This current is a positive function of the Vgs of n-channel MOS transistor 62 and a negative function of Ut. In particular, the current through n-channel MOS transistor 62 decreases as temperature increases and increases as temperature decreases.
The total current through p-channel MOS transistor 50 is the sum- of the currents through bipolar transistors 52 and 56 and n-channel MOS transistor 62: Im = (U/R2)*[R3/R2 + ln((N*R3)/R2] + IdO*exp(Vss62/Ut) If only the n-channel MOS transistor 62 was employed to obtain the temperature compensation, there would have been a linear dependence with respect to temperature contributed by the bipolar portion of the circuit and an exponential dependence contributed by the MOS portion of the circuit. This would not be adequate compensation because, when temperature increases, the current reduction due to the second term of the equation would be too much with respect the current increase related to the first term. With the addition of resistor 64 to n-channel MOS transistor 62, when the temperature increases and the current through n-channel MOS transistor 62 decreases, the excessive reduction of current through n-channel MOS transistor 62 is compensated by the increase of its Vgs, due to the presence of resistor 64. In this way the total current is independent of the supply voltage and a good temperature compensation is obtained.
As previously mentioned, the signal VREF supplied to the gate of MOS transistor 62 can be obtained as a fixed value as illustrated in FIG. 3, or can be also obtained as function of circuitry behavior. Referring now to FIG. 4, a schematic diagram shows another illustrative^ current-reference circuit according to the present invention. Persons of ordinary skill in the art will observe that the circuit of FIG. 4 is very similar to that of FIG. 3, and the same reference numerals have been used to identify corresponding elements. In the illustrative current-reference circuit of FIG. 4, the signal at the MULTIPLE node at the common connection of resistors 58 and 60 can be used to drive the gate of n-channel MOS transistor 62 instead of the fixed value VREF to obtain a good matching with respect to the bipolar behavior of the circuit. The signal at the MULTIPLE node is in fact a function of bipolar characteristics (FIG. 4) and provides a feedback loop in the circuitry.
The circuit works briefly as follows: when, for example, the temperature rises the bipolar current rises but the voltage value at the MULTIPLE node (and at the node "SINGLE" at the collector of PNP bipolar transistor 52) decreases (the coefficient of the VBE respect the temperature is negative -1.56mv/C) so that the current through n-channel MOS transistor 62 decreases because of its dependence on temperature and also because the VGS of n-channel MOS transistor 62 is reduced because the voltage at the node MULTIPLE decreases. Therefore, the current through n-channel MOS transistor 62 compensates the increment of the current sunk by the bipolar transistors and, as already mentioned, the excessive VGS reduction is limited by the resistance of resistor 64.
In this way there are two components of the total current, one that rises with increasing temperature and the other that falls with increasing temperature. It has been shown that with this circuitry of FIGS. 3 and 4, a good temperature compensation has been obtained both with and without feedback. With this structure, as mentioned, there are several ways to obtain this kind of compensation and the solutions are different both for results both for design approach. In particular it is possible to use n-channel MOS transistor 62 in several cases. It has been said that the current dependence of n-channel MOS transistor 62 is exponential so that the resistance of resistor 64 has been introduced to compensate for the excessive current reduction when the temperature increases. At this point it is possible to decide to drive the gate of n-channel MOS transistor 62 with a fixed voltage from, for example, a BAND GAP reference as shown in FIG. 3) to achieve the best solution or to accept some error, using the signal MULTIPLE to drive the gate of n-channel MOS transistor 62 gate as shown in FIG. 4.
While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.

Claims

What is claimed is:
1. A current-reference circuit comprising: a CMOS differential amplifier having first output node comprising a drain of a first n-channel MOS transistor and a second output node comprising a drain of a second n- channel MOS transistor; a first p-channel MOS transistor having a source coupled to a supply potential, a gate coupled to said second output node, and a drain; a first PNP bipolar transistor having an emitter coupled to said drain of said first p-channel MOS transistor through a first resistor and to a gate of said second n-channel MOS transistor, and a collector and a base both coupled to ground; a second PNP bipolar transistor having an emitter coupled to said drain of said first p-channel MOS transistor through a second resistor in series with a third resistor, and a collector and a base both coupled to ground, a gate of said first n-channel MOS transistor coupled to a common node between said second and third resistors; and a third n-channel MOS transistor having a drain coupled to said drain of said first p-channel MOS transistor, a source coupled to ground through a fourth resistor, and a gate coupled to a reference potential.
2. The current-reference circuit of claim 1 wherein: said first and second resistors each have resistance of about 12K ohms; said third resistors has a resistance of about 16K ohms; and said fourth resistor has a resistance of about 100K ohms.
3. The current-reference circuit of claim 1 wherein said third n-channel MOS transistor is sized to operate in its subthreshold region.
4. The current-reference circuit of claim 1 wherein said fourth resistor is an n- doped polysilicon resistor.
5. The current-reference circuit of claim 1 wherein said CMOS differential amplifier comprises: a first p-channel MOS load transistor having a source coupled to said supply potential, and a drain and a gate coupled to said drain of said first n-channel MOS transistor; a second p-channel MOS load transistor having a source coupled to said supply potential, a gate coupled to said gate of said first p-channel MOS load transistor, and a drain coupled to said drain of said second p-channel MOS transistor; and an n-channel bias transistor having a source coupled to ground, a drain coupled to a source of said first n-channel MOS transistor and to a source of said second n- channel MOS transistor, and a gate coupled to a bias potential.
6. A current-reference circuit comprising: a CMOS differential amplifier having first output node comprising the drain of a first n-channel MOS transistor and a second output node comprising the drain of a second n-channel MOS transistor; a first p-channel MOS transistor having a source coupled to a supply potential, a gate coupled to said first output node, and a drain; a first PNP bipolar transistor having an emitter coupled to said drain of said first p-channel MOS transistor through a first resistor and to a gate of said second n-channel MOS transistor, and a collector and a base both coupled to ground; a second PNP bipolar transistor having an emitter coupled to said drain of said first p-channel MOS transistor through a second resistor in series with a third resistor, and a collector and a base both coupled to ground, a gate of said first n-channel MOS transistor coupled to a common node between said second and third resistors; and a third n-channel MOS transistor having a drain coupled to said drain of said first p-channel MOS transistor, a source coupled to ground through a fourth resistor, and a gate coupled to said gate of said first n-channel MOS transistor.
7. The current-reference circuit of claim 6 wherein: said first and second resistors each have resistance of about 12K ohms; said third resistors has a resistance of about 16K ohms; and said fourth resistor has a resistance of about 100K ohms.
8. The current-reference circuit of claim 6 wherein said third n-channel MOS transistor is sized to operate in its subthreshold region.
9. The current-reference circuit of claim 6 wherein said fourth resistor is an n- doped polysilicon resistor.
10. The current-reference circuit of claim 6 wherein said CMOS differential amplifier comprises: a first p-channel MOS load transistor having a source coupled to said supply potential, and a drain and a gate coupled to said drain of said first n-channel MOS transistor; a second p-channel MOS load transistor having a source coupled to said supply potential, a gate coupled to said gate of said first p-channel MOS load transistor, and a drain coupled to said drain of said second p-channel MOS transistor; and an n-channel bias transistor having a source coupled to ground, a drain coupled to a source of said first n-channel MOS transistor and to a source of said second n- channel MOS transistor, and a gate coupled to a bias potential.
EP03749655A 2002-09-16 2003-09-12 Temperature-compensated current reference circuit Withdrawn EP1561153A4 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US407622 1995-03-21
IT000803A ITTO20020803A1 (en) 2002-09-16 2002-09-16 TEMPERATURE COMPENSATED CURRENT REFERENCE CIRCUIT.
ITIT20020803 2002-09-16
US10/407,622 US6809575B2 (en) 2002-09-16 2003-04-03 Temperature-compensated current reference circuit
PCT/US2003/028835 WO2004025390A2 (en) 2002-09-16 2003-09-12 Temperature-compensated current reference circuit

Publications (2)

Publication Number Publication Date
EP1561153A2 true EP1561153A2 (en) 2005-08-10
EP1561153A4 EP1561153A4 (en) 2007-08-01

Family

ID=31995807

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03749655A Withdrawn EP1561153A4 (en) 2002-09-16 2003-09-12 Temperature-compensated current reference circuit

Country Status (7)

Country Link
EP (1) EP1561153A4 (en)
JP (1) JP2005539335A (en)
KR (1) KR20050042824A (en)
AU (1) AU2003267183A1 (en)
CA (1) CA2498780A1 (en)
NO (1) NO20051558L (en)
WO (1) WO2004025390A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4837111B2 (en) * 2009-03-02 2011-12-14 株式会社半導体理工学研究センター Reference current source circuit
JPWO2017179301A1 (en) * 2016-04-13 2019-02-21 株式会社ソシオネクスト Reference voltage stabilizing circuit and integrated circuit having the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4792748A (en) * 1987-11-17 1988-12-20 Burr-Brown Corporation Two-terminal temperature-compensated current source circuit
US5245273A (en) * 1991-10-30 1993-09-14 Motorola, Inc. Bandgap voltage reference circuit
US6292050B1 (en) * 1997-01-29 2001-09-18 Cardiac Pacemakers, Inc. Current and temperature compensated voltage reference having improved power supply rejection
US6351111B1 (en) * 2001-04-13 2002-02-26 Ami Semiconductor, Inc. Circuits and methods for providing a current reference with a controlled temperature coefficient using a series composite resistor
US6448844B1 (en) * 1999-11-30 2002-09-10 Hyundai Electronics Industries Co., Ltd. CMOS constant current reference circuit
US20020125938A1 (en) * 2000-12-27 2002-09-12 Young Hee Kim Current mirror type bandgap reference voltage generator

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5821564A (en) * 1997-05-23 1998-10-13 Mosel Vitelic Inc. TFT with self-align offset gate
US6392472B1 (en) * 1999-06-18 2002-05-21 Mitsubishi Denki Kabushiki Kaisha Constant internal voltage generation circuit
JP3954245B2 (en) * 1999-07-22 2007-08-08 株式会社東芝 Voltage generation circuit
US6388507B1 (en) * 2001-01-10 2002-05-14 Hitachi America, Ltd. Voltage to current converter with variation-free MOS resistor
US6407622B1 (en) * 2001-03-13 2002-06-18 Ion E. Opris Low-voltage bandgap reference circuit
JP4301760B2 (en) * 2002-02-26 2009-07-22 株式会社ルネサステクノロジ Semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4792748A (en) * 1987-11-17 1988-12-20 Burr-Brown Corporation Two-terminal temperature-compensated current source circuit
US5245273A (en) * 1991-10-30 1993-09-14 Motorola, Inc. Bandgap voltage reference circuit
US6292050B1 (en) * 1997-01-29 2001-09-18 Cardiac Pacemakers, Inc. Current and temperature compensated voltage reference having improved power supply rejection
US6448844B1 (en) * 1999-11-30 2002-09-10 Hyundai Electronics Industries Co., Ltd. CMOS constant current reference circuit
US20020125938A1 (en) * 2000-12-27 2002-09-12 Young Hee Kim Current mirror type bandgap reference voltage generator
US6351111B1 (en) * 2001-04-13 2002-02-26 Ami Semiconductor, Inc. Circuits and methods for providing a current reference with a controlled temperature coefficient using a series composite resistor

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2004025390A2 *

Also Published As

Publication number Publication date
AU2003267183A8 (en) 2004-04-30
EP1561153A4 (en) 2007-08-01
WO2004025390A3 (en) 2005-06-16
CA2498780A1 (en) 2004-03-25
WO2004025390A2 (en) 2004-03-25
NO20051558L (en) 2005-03-23
AU2003267183A1 (en) 2004-04-30
JP2005539335A (en) 2005-12-22
KR20050042824A (en) 2005-05-10

Similar Documents

Publication Publication Date Title
EP0372956B1 (en) Constant current source circuit
US5955874A (en) Supply voltage-independent reference voltage circuit
US6172556B1 (en) Feedback-controlled low voltage current sink/source
EP0574646B1 (en) A circuit for controlling the maximum current in a power-MOS transistor used for driving a load connected to ground
US4430582A (en) Fast CMOS buffer for TTL input levels
US5739712A (en) Power amplifying circuit having an over-current protective function
KR100272508B1 (en) Internal voltage geberation circuit
US7852142B2 (en) Reference voltage generating circuit for use of integrated circuit
US20030011351A1 (en) Internal power supply for an integrated circuit having a temperature compensated reference voltage generator
EP0358266A2 (en) Operational amplifier circuit
JPH06224648A (en) Reference-voltage generating circuit using cmos transistor circuit
EP0138823B2 (en) A current source circuit having reduced error
US11139801B2 (en) Power-on reset circuit
US5180966A (en) Current mirror type constant current source circuit having less dependence upon supplied voltage
US6809575B2 (en) Temperature-compensated current reference circuit
US4924113A (en) Transistor base current compensation circuitry
US7026860B1 (en) Compensated self-biasing current generator
JP3357689B2 (en) Constant voltage output circuit
US4602207A (en) Temperature and power supply stable current source
US5883507A (en) Low power temperature compensated, current source and associated method
US4808909A (en) Bias voltage and constant current supply circuit
US20020017931A1 (en) Rail-to-rail driver for use in a regulator, and method
WO2004025390A2 (en) Temperature-compensated current reference circuit
JP3349047B2 (en) Constant voltage circuit
US5966006A (en) Voltage regulator generating a predetermined temperature-stable voltage

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20050405

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): DE FR GB NL

RIN1 Information on inventor provided before grant (corrected)

Inventor name: CHINOSI, MAURO

Inventor name: BEDARIDA, LORENZO

Inventor name: ODDONE, GIORGIO

A4 Supplementary search report drawn up and despatched

Effective date: 20070628

RIC1 Information provided on ipc code assigned before grant

Ipc: G05F 3/24 20060101ALI20070622BHEP

Ipc: G05F 3/16 20060101ALI20070622BHEP

Ipc: G05F 1/10 20060101AFI20050622BHEP

17Q First examination report despatched

Effective date: 20081104

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20090317