EP1556863B1 - Magnetic tunnel junction memory cell architecture - Google Patents
Magnetic tunnel junction memory cell architecture Download PDFInfo
- Publication number
- EP1556863B1 EP1556863B1 EP03773669A EP03773669A EP1556863B1 EP 1556863 B1 EP1556863 B1 EP 1556863B1 EP 03773669 A EP03773669 A EP 03773669A EP 03773669 A EP03773669 A EP 03773669A EP 1556863 B1 EP1556863 B1 EP 1556863B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- tunnel junction
- magnetic tunnel
- group
- conductor
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
Definitions
- the present invention relates to the field of data storage and, more particularly, to a magnetic tunnel junction device memory cell architecture.
- Magnetoresistive Random Access Memory is a highspeed, low-voltage, high-density, nonvolatile memory in which a bit of information is stored into a magnetic tunnel junction (MTJ) structure through the application of magnetic fields and is retrieved from the MTJ by measuring its resistance.
- MRAM's advantages over other technologies include the combination of fast reads and writes, nonvolatility, near-infinite cycling capability, full bit alterability, and a simple cell structure.
- MTJs are sandwiches of two ferromagnetic (FM) layers separated by a thin insulating layer.
- Particularly useful MTJ structures are those in which one of the ferromagnetic layers is pinned by exchange bias to an antiferromagnetic layer.
- an MTJ structure is designed to have two stable magnetic states, corresponding to parallel and anti-parallel orientation of the FM layers in the MTJ device.
- the MTJ material stack is generally composed of two magnetic layers separated by a thin dielectric barrier.
- a layer of antiferromagnetic material with strong exchange coupling, such as FeMn or IrMn is placed in contact with the bottom magnetic layer, pinning it in one direction.
- This layer is separated from the next magnetic layer by a thin layer of Ru, creating a synthetic antiferromagnet.
- the strong exchange between the magnetic layers in the synthetic antiferromagnet structure fixes the magnetic polarization of the fixed layer in one direction and prevents the fixed layer from switching during write operations.
- a read circuit is used to obtain the state of the MTJ device by assessing the MTJ resistance given the fact that the MTJ device behaves as a variable resistor with two discrete resistance values dependent on the aforementioned relative orientation of the free magnet to the pinned magnet.
- An integrated memory cell has an extensive fabrication process for manufacturing the MTJ and its associated circuits for writing to the MTJ and circuits for reading the MTJ. As with most integrated processes, lower cost can be accomplished by reducing the number of components, simplifying the fabrication process and/or reducing the memory cell surface area.
- the invention is defined by claim 1.
- Figure 1 illustrates a cross section of a conventional example of a MTJ MRAM cell 100.
- the illustration is parallel to and/or cuts through various elements, as described below.
- the elements of the cell 100 include a MTJ 114, a conductive layer 102 which operates as both a bit "write” line and a "read” line for the bit stored in the MTJ 114; a conductive layer 104 which operates as a word "write” line; and a FET 106, having a source 108, a drain 110 and a gate 112 which operates as a switch for the reading the stored bits.
- the write lines 102 and 104 are typically perpendicular to each other as viewed from above the cell 100 and reside in separated parallel planes.
- the MTJ 114 is formed at the intersection of the write lines 102 and 104, as described elsewhere. One side of the MTJ 114 is electrically continuous with the line 102, and the other side is electrically rendered continuous with the source 108 of the FET 106 by an electrical path 116, described further below. Line 104 and the MTJ 114 are electrically discontinuous.
- the drain 110 of the FET 106 is connected to ground 118.
- the FET 106 is normally non-conducting so that no current can flow from the line 102, through the MTJ 114 the path 116 and the source 108 to ground.
- appropriate currents are selectively momentarily applied to the lines 102 and 104, they create orthogonal magnetic fields in the MTJ 114. These fields selectively write or set the MTJ 114 in either its low resistive state (R PARALLEL ) or its high resistive state (R ANTIPARALLEL ).
- the state of the MTJ 114 may be read by applying current from a current source to the line 102 and a signal to the gate 112 of the FET, the signal effecting conduction between the source 108 and the drain 110.
- the magnitude of the current flow -low or high- through the MTJ 114, the path 116 and the conducting FET 106 to ground 118 is sensed to determined if the MTJ 114 is in the high or low resistive state.
- the high resistive state results in a lower current through the elements 114, 116 and 106 than the low resistive state.
- the MRAM may include large numbers of parallel bit lines (BL) 102 and orthogonal, mutually parallel word lines (WL) 104 with a MTJ 114 located at each wordline-bit line intersection.
- BL parallel bit lines
- WL mutually parallel word lines
- the ground 118 in Figure 1 includes a post-like conductive metal contact 120 electrically continuous at one end with the diffusion region 110 (i.e. drain) of the FET and at the other end with a common conductive ground line 122 that extends into and out of the plane of the figure and is electrically continuous with similar contacts 120 of other cells 100 (not shown).
- a portion of the path 116 includes a post-like electrical contact 124, connected at one end to the source 108 of the FET 106 and at its other end to a metal element 126 that serves as a portion of the path 116.
- the contacts 120 and 124 are co-planar; also, the metal element 126 and the metal ground line 122 are coplanar. Indeed, the elements 120, 124 are formed at the same time and the metal elements 122, 126 are later formed at the same time from a deposited metal layer (M1). Specifically, after formation of the FET 106, in and on a silicon substrate 128 by conventional doping and deposition techniques, the FET 106 and surrounding areas of the substrate are covered with an electrically insulating layer 130. The layer 130 serves to protect the FET 106 during fabrication of the cell and later in use. The layer 130 ultimately has a depth equal to the height of the contacts 124, 120. This is typically achieved by depositing the layer 130 to a depth slightly greater than desired and then removing the excess by planarization techniques, such as chemical-mechanical polishing.
- the layer 130 is produced, it is selectively etched by known lithographic techniques or other similar techniques to produce vias or holes 132, 134 extending through the layer and exposing at the bottom thereof the source and drain 108 and 110. Metal is then deposited or filled into the vias 132, 134 so that the contacts 120, 124 so formed are respectively electrically continuous with the drain 110 and the source 108.
- the metal layer M1 is formed overlaying the layer 130 and the ends of the contacts 120, 124 with which ends the conductive layer M1 is in electrical continuity.
- the depth of the layer M1 ultimately assumes the desired thickness of the element 126 and the ground line 122, due to the application of planarization steps.
- lithographic techniques are used to remove excess metal of the layer M1 leaving the element 126 and the ground line 122.
- the path 116 includes a contact 142 that is electrically continuous with the element 126.
- the contact 142 is formed by first depositing an insulative layer 144 over the planarized top surfaces of the layer M1, the ground line 122 and the element 126, and then, by selective etching or other removal process, forming a via 146 therethrough.
- the via 146 is then filled with the material of the contact 142 and coplanarity of the top surface of the layer 144 and the contact 142 is achieved in any convenient manner.
- a second metallic layer (M2) is applied over the layer 144 and the top surface of the contact 142, followed by lithographic selective etching or other removal techniques for removal of selected portions of the layer M2 to produce the word write line 104 and a coplanar conductive member 150 in electrical continuity with the contact 142.
- an insulative layer 152 is formed on the planarized top surfaces of, and in the spacing between the line 104 and the member 150.
- a contact 154 in electrical continuity with the top surface of the member 150 is formed in a via 156 extending through the layer 152.
- a metal layer 160 is deposited, following which selective removal of the layer 160 leaves behind a metal member 162 which is electrically connected at one end to the top of the contact 154 and which has a "free" end spaced and electrically insulated from the top surface of the member 104.
- Similar techniques are used to fabricate the MTJ 114 on the top surface of and in electrical connection with the "free" end of the member 162. Again, known techniques are implemented to provide an additional metal layer (M3) from which the MTJ bit line (BL) 102 is formed, on top of and in electrical continuity with the MTJ 114.
- metal line 300 is formed generally perpendicular to and electrically insulated from metal BL 102.
- Metal line 300 with its relatively lower resistance is used for lowering the resistance of the poly word line 112.
- the poly alone would provide a detrimentally long RC delay for the word line 112.
- metal line 300 has a sheet resistance of approximately 0.1 ohm/sq that is shunted to the poly word line 112 which has a sheet resistance of approximately 5 ohm/sq.
- the metal line 300 is shunted to the poly word line 112 every 128 bit lines, a typical scheme for a conventional MRAM arrangement.
- the shunt can be provided using, for example, a technique know from DRAM technology called stitching. The stitch enables the ohmic combination of metal line 300 and poly word line 112, which decreases the overall RC delay and therefore increases access time.
- metal layer M1 includes elements 122 and 126
- M2 includes elements 104 and 150
- M3 includes element 102
- M4 includes element 300.
- construction of a conventional MTJ MRAM includes several detailed layers and processes. A reduction in the number of layers and associated deposition operations, etching or other removal operations and/or other photolithographic operations would reduce fabrication costs and/or provide more memory per unit volume. An aspect of the present invention reduces the number of layers and, more specifically metal layers, thereby advantageously providing for decreased manufacturing cost and/or decreased cell volume.
- Figure 2 illustrates a cross section of a MTJ memory device 200 according to exemplary embodiments of the present invention.
- the memory device 200 includes bit line 102 and word line 104 for operation of the MTJs 114 as above-described. Further, the memory device 200 can be made by the above-described conventional integrated circuit techniques. However, using the connection and activation scheme of the present invention, layers M1 and M4 (from Figure 1) are eliminated from the present memory device 200.
- line 104 of the present connection and activation scheme is made multifunctional. That is, in addition to line 104 being used to effectuate the magnetic field in the MTJ 114, line 104 is also used to reduce the high ohmic characteristic of the poly WL 112 and to provide for a low ohmic ground.
- each cell's metal word line 104 is shunted to its poly WL 112.
- the shunt is shown as item 33 in Figures 2 and 3.
- Figure 3 shows a schematic representation of the MTJ memory device 200 illustrated in Figure 2.
- the shunt can be provided by a stitch process, for example, similar to the stitch of metal line 300 to the poly WL 112 described with regard to Figure 1A.
- the advanced signal connection of line 104 hereinafter referred to and identified in Figure 3 as Adr(n) 104 combined with the corresponding activation scheme (described herein below) provides for elimination of M4 ( Figure 1).
- Adr(n) 104 of each cell is also shunted to the diffusion ground 110 of the adjacent cell (as shown in Figure 3 as item 35 and illustrated by the broken line in Figure 2) in a stitch process.
- Adr(n) 104 in combination with the below-described activation scheme also performs the functionality of the metal ground line 122 of M1 ( Figure 1), which can therefore be eliminated.
- the contact 150 can be applied directly to the top surface of contact 124 which further eliminates contact 142, further reducing the overall height of the device 200.
- Conventional circuitry can be included to sense the magnitude of the current flow for determining if the MTJ 114 is in the high or low resistive state. The high resistive state results in a lower current than the low resistive state.
- connection and activation scheme provides the functionality of metal layers M1 and M4 and the write line of the conventional MTJ cell arrangement of Figure 1 in a single multifunctional metal line.
- contacts 154, 150 and 124 are combined into a single deep via contact 250.
- Conventional integrated circuit designs typically require a metal-to-metal distance between metal members, such as 104 and 150, in the range of approximately 0.24 ⁇ m (shown as "X" in Figure 2).
- distance X can be significantly reduced (by up to one third) which in turn greatly reduces the overall width of a multi-cell MTJ structure.
- Via contacts can conventionally be made more narrow than metal contacts.
- the conventional via contacts 124, 154 and 250 are narrower (approximately 0.16 ⁇ m narrower) than a conventional metal member, such as member 150.
- a conventional metal member such as member 150.
- use of the deep via contact permits a reduction from the X dimension of approximately 0.24 ⁇ m in Figure 2 to the corresponding Y dimension of approximately 0.16 ⁇ m in Figure 2A.
- the deep via contact 250 is applied in electrical contact between the source 108 and member 162 and can be formed using well-known conventional techniques.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Semiconductor Memories (AREA)
- Hall/Mr Elements (AREA)
Abstract
Description
- The present invention relates to the field of data storage and, more particularly, to a magnetic tunnel junction device memory cell architecture.
- Magnetoresistive Random Access Memory (MRAM) is a highspeed, low-voltage, high-density, nonvolatile memory in which a bit of information is stored into a magnetic tunnel junction (MTJ) structure through the application of magnetic fields and is retrieved from the MTJ by measuring its resistance. MRAM's advantages over other technologies include the combination of fast reads and writes, nonvolatility, near-infinite cycling capability, full bit alterability, and a simple cell structure.
- MTJs are sandwiches of two ferromagnetic (FM) layers separated by a thin insulating layer. Particularly useful MTJ structures are those in which one of the ferromagnetic layers is pinned by exchange bias to an antiferromagnetic layer. For MRAM applications an MTJ structure is designed to have two stable magnetic states, corresponding to parallel and anti-parallel orientation of the FM layers in the MTJ device. More specifically, the MTJ material stack is generally composed of two magnetic layers separated by a thin dielectric barrier. A layer of antiferromagnetic material with strong exchange coupling, such as FeMn or IrMn, is placed in contact with the bottom magnetic layer, pinning it in one direction. This layer is separated from the next magnetic layer by a thin layer of Ru, creating a synthetic antiferromagnet. The strong exchange between the magnetic layers in the synthetic antiferromagnet structure fixes the magnetic polarization of the fixed layer in one direction and prevents the fixed layer from switching during write operations. A read circuit is used to obtain the state of the MTJ device by assessing the MTJ resistance given the fact that the MTJ device behaves as a variable resistor with two discrete resistance values dependent on the aforementioned relative orientation of the free magnet to the pinned magnet.
- An integrated memory cell has an extensive fabrication process for manufacturing the MTJ and its associated circuits for writing to the MTJ and circuits for reading the MTJ. As with most integrated processes, lower cost can be accomplished by reducing the number of components, simplifying the fabrication process and/or reducing the memory cell surface area.
- US 2002/0044482 dislcoses a memory as set out in the preamble of
claim 1. - The invention is defined by
claim 1. - For a more complete understanding of the present invention, reference is made to the following detailed description taken in conjunction with the accompanying drawings wherein:
- Figure 1 illustrates a conventional MTJ MRAM cell;
- Figure 1A shows a schematic representation of a part of the MTJ MRAM cell illustrated in Figure 1;
- Figure 2 illustrates a magnetic memory architecture in accordance with an exemplary embodiment of the present invention;
- Figure 2A illustrates a magnetic memory architecture in accordance with another embodiment of the present invention; and
- Figure 3 shows a schematic representation of the magnetic memory architectures illustrated in Figures 2 and 2A.
- The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others. Throughout the drawings, it is noted that the same reference numerals or letters will be used to designate like or equivalent elements having the same function. Detailed descriptions of known functions and constructions unnecessarily obscuring the subject matter of the present invention have been omitted for clarity.
- Figure 1 illustrates a cross section of a conventional example of a
MTJ MRAM cell 100. The illustration is parallel to and/or cuts through various elements, as described below. The elements of thecell 100 include a MTJ 114, aconductive layer 102 which operates as both a bit "write" line and a "read" line for the bit stored in the MTJ 114; aconductive layer 104 which operates as a word "write" line; and a FET 106, having asource 108, adrain 110 and agate 112 which operates as a switch for the reading the stored bits. Thewrite lines cell 100 and reside in separated parallel planes. - The MTJ 114 is formed at the intersection of the
write lines line 102, and the other side is electrically rendered continuous with thesource 108 of theFET 106 by anelectrical path 116, described further below.Line 104 and the MTJ 114 are electrically discontinuous. - The
drain 110 of the FET 106 is connected toground 118. Conventionally, the FET 106 is normally non-conducting so that no current can flow from theline 102, through the MTJ 114 thepath 116 and thesource 108 to ground. When appropriate currents are selectively momentarily applied to thelines MTJ 114. These fields selectively write or set theMTJ 114 in either its low resistive state (RPARALLEL) or its high resistive state (RANTIPARALLEL). Subsequently, the state of theMTJ 114 may be read by applying current from a current source to theline 102 and a signal to thegate 112 of the FET, the signal effecting conduction between thesource 108 and thedrain 110. The magnitude of the current flow -low or high- through theMTJ 114, thepath 116 and the conductingFET 106 toground 118 is sensed to determined if the MTJ 114 is in the high or low resistive state. The high resistive state results in a lower current through theelements - The MRAM may include large numbers of parallel bit lines (BL) 102 and orthogonal, mutually parallel word lines (WL) 104 with a
MTJ 114 located at each wordline-bit line intersection. -
Cell 100 is made by typical integrated circuit techniques, wherein regions and layers of various conductors, semiconductors and insulators are formed using lithographic, doping and other processes. For example, theground 118 in Figure 1 includes a post-likeconductive metal contact 120 electrically continuous at one end with the diffusion region 110 (i.e. drain) of the FET and at the other end with a commonconductive ground line 122 that extends into and out of the plane of the figure and is electrically continuous withsimilar contacts 120 of other cells 100 (not shown). Similarly, a portion of thepath 116 includes a post-likeelectrical contact 124, connected at one end to thesource 108 of theFET 106 and at its other end to ametal element 126 that serves as a portion of thepath 116. - As shown, the
contacts metal element 126 and themetal ground line 122 are coplanar. Indeed, theelements metal elements FET 106, in and on asilicon substrate 128 by conventional doping and deposition techniques, theFET 106 and surrounding areas of the substrate are covered with an electricallyinsulating layer 130. Thelayer 130 serves to protect the FET 106 during fabrication of the cell and later in use. Thelayer 130 ultimately has a depth equal to the height of thecontacts layer 130 to a depth slightly greater than desired and then removing the excess by planarization techniques, such as chemical-mechanical polishing. - After the
layer 130 is produced, it is selectively etched by known lithographic techniques or other similar techniques to produce vias orholes drain vias contacts drain 110 and thesource 108. - Next, the metal layer M1 is formed overlaying the
layer 130 and the ends of thecontacts element 126 and theground line 122, due to the application of planarization steps. Next, lithographic techniques are used to remove excess metal of the layer M1 leaving theelement 126 and theground line 122. - The
path 116 includes acontact 142 that is electrically continuous with theelement 126. Thecontact 142 is formed by first depositing aninsulative layer 144 over the planarized top surfaces of the layer M1, theground line 122 and theelement 126, and then, by selective etching or other removal process, forming a via 146 therethrough. Thevia 146 is then filled with the material of thecontact 142 and coplanarity of the top surface of thelayer 144 and thecontact 142 is achieved in any convenient manner. - Next, a second metallic layer (M2) is applied over the
layer 144 and the top surface of thecontact 142, followed by lithographic selective etching or other removal techniques for removal of selected portions of the layer M2 to produce theword write line 104 and a coplanarconductive member 150 in electrical continuity with thecontact 142. Next aninsulative layer 152 is formed on the planarized top surfaces of, and in the spacing between theline 104 and themember 150. Next, acontact 154 in electrical continuity with the top surface of themember 150 is formed in a via 156 extending through thelayer 152. - On top of the planarized top surface of the
insulative layer 152, ametal layer 160 is deposited, following which selective removal of thelayer 160 leaves behind ametal member 162 which is electrically connected at one end to the top of thecontact 154 and which has a "free" end spaced and electrically insulated from the top surface of themember 104. Similar techniques are used to fabricate theMTJ 114 on the top surface of and in electrical connection with the "free" end of themember 162. Again, known techniques are implemented to provide an additional metal layer (M3) from which the MTJ bit line (BL) 102 is formed, on top of and in electrical continuity with theMTJ 114. - Lastly, known techniques are implemented to provide a further metal layer (M4) from which
metal line 300 is formed generally perpendicular to and electrically insulated frommetal BL 102.Metal line 300 with its relatively lower resistance is used for lowering the resistance of thepoly word line 112. The poly alone would provide a detrimentally long RC delay for theword line 112. Conventionally,metal line 300 has a sheet resistance of approximately 0.1 ohm/sq that is shunted to thepoly word line 112 which has a sheet resistance of approximately 5 ohm/sq. As shown in Figure 1A, themetal line 300 is shunted to thepoly word line 112 every 128 bit lines, a typical scheme for a conventional MRAM arrangement. The shunt can be provided using, for example, a technique know from DRAM technology called stitching. The stitch enables the ohmic combination ofmetal line 300 andpoly word line 112, which decreases the overall RC delay and therefore increases access time. - Note that metal layer M1 includes
elements elements element 102, and M4 includeselement 300. As can be seen, construction of a conventional MTJ MRAM includes several detailed layers and processes. A reduction in the number of layers and associated deposition operations, etching or other removal operations and/or other photolithographic operations would reduce fabrication costs and/or provide more memory per unit volume. An aspect of the present invention reduces the number of layers and, more specifically metal layers, thereby advantageously providing for decreased manufacturing cost and/or decreased cell volume. - Figure 2 illustrates a cross section of a
MTJ memory device 200 according to exemplary embodiments of the present invention. Thememory device 200 includesbit line 102 andword line 104 for operation of theMTJs 114 as above-described. Further, thememory device 200 can be made by the above-described conventional integrated circuit techniques. However, using the connection and activation scheme of the present invention, layers M1 and M4 (from Figure 1) are eliminated from thepresent memory device 200. To maintain an advantageous low ohmic Read word line and low ohmic ground which is provided in theconventional MRAM cell 100 by metal layers (i.e. M4 and M1, respectively),line 104 of the present connection and activation scheme is made multifunctional. That is, in addition toline 104 being used to effectuate the magnetic field in theMTJ 114,line 104 is also used to reduce the high ohmic characteristic of thepoly WL 112 and to provide for a low ohmic ground. - To provide a low ohmic Read word line in accordance with the present connection and activation scheme, each cell's
metal word line 104 is shunted to itspoly WL 112. The shunt is shown asitem 33 in Figures 2 and 3. Figure 3 shows a schematic representation of theMTJ memory device 200 illustrated in Figure 2. The shunt can be provided by a stitch process, for example, similar to the stitch ofmetal line 300 to thepoly WL 112 described with regard to Figure 1A. The advanced signal connection of line 104 (hereinafter referred to and identified in Figure 3 as Adr(n) 104) combined with the corresponding activation scheme (described herein below) provides for elimination of M4 (Figure 1). - To provide the low ohmic ground, Adr(n) 104 of each cell is also shunted to the
diffusion ground 110 of the adjacent cell (as shown in Figure 3 asitem 35 and illustrated by the broken line in Figure 2) in a stitch process. Thus, Adr(n) 104 in combination with the below-described activation scheme also performs the functionality of themetal ground line 122 of M1 (Figure 1), which can therefore be eliminated. Thus, thecontact 150 can be applied directly to the top surface ofcontact 124 which further eliminatescontact 142, further reducing the overall height of thedevice 200. - The following describes an exemplary Read/Write activation scheme in accordance with the magnetic memory architecture shown in Figures 2 and 3. Firstly, to write to a
particular MTJ cell 114, appropriate currents are selectively momentarily applied to the write lines BL(n) 102 and Adr(n) 104 associated with theMTJ cell 114. For example, to write cell "A" of Figure 3, a write current, (of approximately 5mA for example) is applied to Adr(1) and BL(0). Here, the voltage on Adr (1) is approximately 0.25V, the equivalent of 5mA x 50 ohms. Further, because the poly WL (1) is stitched 33 to Adr (1) , the output of switches "D" and "E" must be held at low voltage (e.g. 0.25V) to prevent them from being switched ON during writing. With the diffusion region of eachswitch 106 being stitched to adjacent write lines Adr(n) 104, the outputs of switches "D" and "E" are held at low by applying the requisite 0.25volts signal to all other Adr(n). - For reading cell "A", a current is applied to BL(0), and switch "D" is turned ON by applying an activation signal to the gate via Adr(1) and a ground reference to the switch output via the other Adr(n) for effectuating conduction through switch "D" which is sensed to determine the state of the MTJ of cell "A". More specifically, Adr (1) is pulled up to high (eg. approximately 1.8V) and all other Adr(n) are brought to low (eg. ground = 0V) to provide the ground connection. Conventional circuitry can be included to sense the magnitude of the current flow for determining if the
MTJ 114 is in the high or low resistive state. The high resistive state results in a lower current than the low resistive state. - The combination of the present connection and activation scheme provides the functionality of metal layers M1 and M4 and the write line of the conventional MTJ cell arrangement of Figure 1 in a single multifunctional metal line.
- Referring now to Figure 2A there is shown another embodiment of the present invention. In this embodiment,
contacts contact 250. Conventional integrated circuit designs typically require a metal-to-metal distance between metal members, such as 104 and 150, in the range of approximately 0.24 µm (shown as "X" in Figure 2). Using the deep viacontact 250, distance X can be significantly reduced (by up to one third) which in turn greatly reduces the overall width of a multi-cell MTJ structure. Via contacts can conventionally be made more narrow than metal contacts. As illustrated in Figures 2 and 2A, the conventional viacontacts member 150. Shown in Figure 2A, use of the deep via contact permits a reduction from the X dimension of approximately 0.24 µm in Figure 2 to the corresponding Y dimension of approximately 0.16 µm in Figure 2A. - The deep via
contact 250 is applied in electrical contact between thesource 108 andmember 162 and can be formed using well-known conventional techniques. - Although preferred embodiments of the apparatus and method of the present invention have been illustrated in the accompanied drawings and described in the foregoing Detailed Description, it is understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications, and substitutions without departing from the scope of the invention as set forth and defined by the following claims.
Claims (10)
- A memory apparatus, comprising:a plurality of magnetic tunnel junction cells, each said magnetic tunnel junction cell including a magnetic tunnel junction structure (114) and a field effect transistor (106) having a gate (112) defining a control input, having a source (108) defining a first node, and having a drain (110) defining a second node wherein the first node (108) is connected to the magnetic tunnel junction structure (114) of the corresponding magnetic tunnel junction cell;a plurality of conductors (104) respectively associated with said magnetic tunnel junction cells, each said conductor (104) coupled with the associated magnetic tunnel junction structure (114) for use in writing information to the associated magnetic tunnel junction structure (114),said gate (112) is connected by a first shunt (33) to the associated conductor (104) of the corresponding magnetic tunnel junction cell in which the field effect transistor (106) is included characterized in thatsaid drain (110) is connected by a second shunt (35) to one of said conductors (104) other than the conductor (104) associated with the magnetic tunnel junction cell in which said field effect transistor (106) is included.
- The apparatus of Claim 1,
characterized in that
said shunts (33, 35) are stitched shunts. - The apparatus of Claim 1,
characterized in that
said conductors (104) are wordlines (Adr(0), Adr(1), Adr(2)). - The apparatus of Claim 1,
characterized in that
said wherein said gate (112) is a polysilicon gate. - The apparatus of Claim 1,
characterized in that
a plurality of groups of said magnetic tunnel junction cells is included, said plurality of conductors (104) respectively associated with said groups, each said conductor (104) coupled with said magnetic tunnel junction structures (114) of the associated group for use in writing information to said magnetic tunnel junction structures (114) of the associated group each said control input of each said group connected to the conductor associated with said group, and each said second node (110) connected to one of said conductors (104) other than the conductor (104) associated with the group in which said second node (110) is included. - The apparatus of Claim 5,
characterized in that
said control inputs within each said group are connected together and each of said second nodes (110) of a first said group are connected to the conductor (104) associated with a second said group.. - The apparatus of Claim 6,
characterized in that
each of said second nodes (110) of a third said group are connected to the conductor (104) associated with said first group. - The apparatus of Claim 5,
characterized in that
said second nodes (110) within each said group are connected together. - The apparatus of Claim 8,
characterized in that
said second nodes (110) within each said group are grounded. - The Apparatus of any of the preceding claims
characterized in that
said magnetic tunnel junction cells comprise:a substrate (128) wherein said field effect transistor (108, 110, 112) is formed on said substrate (128);a layer of electrically insulating material overlying said transistor (108, 110, 112);a conducting member (162) overlying said layer of electrically insulating material wherein said magnetic tunnel junction structure (114) is electrically connected to said conducting member (162), said magnetic tunnel junction structure (114) formed on a surface of said conducting member (162) opposite said layer of electrically insulating material; anda single deep via contact (250) extending through said layer of electrically insulating material and electrically connecting said conducting member (162) to the source (108) of said field effect transistor.
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US422100 | 1995-04-14 | ||
US42222502P | 2002-10-30 | 2002-10-30 | |
US422225P | 2002-10-30 | ||
US10/422,100 US6944049B2 (en) | 2002-10-30 | 2003-04-24 | Magnetic tunnel junction memory cell architecture |
PCT/EP2003/011953 WO2004040580A1 (en) | 2002-10-30 | 2003-10-28 | Magnetic tunnel junction memory cell architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1556863A1 EP1556863A1 (en) | 2005-07-27 |
EP1556863B1 true EP1556863B1 (en) | 2006-03-22 |
Family
ID=32179901
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03773669A Expired - Fee Related EP1556863B1 (en) | 2002-10-30 | 2003-10-28 | Magnetic tunnel junction memory cell architecture |
Country Status (5)
Country | Link |
---|---|
US (1) | US6944049B2 (en) |
EP (1) | EP1556863B1 (en) |
DE (1) | DE60304209T2 (en) |
TW (1) | TWI260630B (en) |
WO (1) | WO2004040580A1 (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6944049B2 (en) * | 2002-10-30 | 2005-09-13 | Infineon Technologies Ag | Magnetic tunnel junction memory cell architecture |
JP4400037B2 (en) * | 2002-10-31 | 2010-01-20 | 日本電気株式会社 | Magnetic random access memory and manufacturing method thereof |
JP4863151B2 (en) * | 2003-06-23 | 2012-01-25 | 日本電気株式会社 | Magnetic random access memory and manufacturing method thereof |
DE10350161A1 (en) * | 2003-10-28 | 2005-06-09 | Infineon Technologies Ag | Magnetoresistive memory cell and method for its production |
US7408802B2 (en) * | 2003-10-31 | 2008-08-05 | Agency For Science, Technology And Research | Nano-contacted magnetic memory device |
FR2867300B1 (en) * | 2004-03-05 | 2006-04-28 | Commissariat Energie Atomique | MAGNETORESISTIVE HIGH LIFE MEMORY WITH HIGH CURRENT DENSITY |
JP4868198B2 (en) * | 2004-08-19 | 2012-02-01 | 日本電気株式会社 | Magnetic memory |
US7068533B2 (en) * | 2004-09-30 | 2006-06-27 | Infineon Technologies Ag | Resistive memory cell configuration and method for sensing resistance values |
US7292467B2 (en) * | 2005-04-22 | 2007-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic random access memory device |
US7236391B2 (en) * | 2005-04-22 | 2007-06-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetic random access memory device |
US20070047291A1 (en) * | 2005-08-26 | 2007-03-01 | Heinz Hoenigschmid | Integrated memory circuit comprising a resistive memory element and a method for manufacturing such a memory circuit |
KR100730385B1 (en) * | 2005-10-19 | 2007-06-19 | 상지대학교산학협력단 | A pulsimeter sensor using magnetic thin films |
US7411815B2 (en) * | 2005-11-14 | 2008-08-12 | Infineon Technologies Ag | Memory write circuit |
US7486550B2 (en) * | 2006-06-06 | 2009-02-03 | Micron Technology, Inc. | Semiconductor magnetic memory integrating a magnetic tunneling junction above a floating-gate memory cell |
US20080173975A1 (en) * | 2007-01-22 | 2008-07-24 | International Business Machines Corporation | Programmable resistor, switch or vertical memory cell |
US7859025B2 (en) * | 2007-12-06 | 2010-12-28 | International Business Machines Corporation | Metal ion transistor |
US8890164B1 (en) * | 2012-03-09 | 2014-11-18 | Xilinx, Inc. | Apparatus and method for reducing plasma-induced damage in pMOSFETS |
US9704919B1 (en) * | 2016-06-24 | 2017-07-11 | Qualcomm Incorporated | High aspect ratio vertical interconnect access (via) interconnections in magnetic random access memory (MRAM) bit cells |
US10325821B1 (en) * | 2017-12-13 | 2019-06-18 | International Business Machines Corporation | Three-dimensional stacked vertical transport field effect transistor logic gate with buried power bus |
US10217674B1 (en) | 2017-12-13 | 2019-02-26 | International Business Machines Corporation | Three-dimensional monolithic vertical field effect transistor logic gates |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5946227A (en) * | 1998-07-20 | 1999-08-31 | Motorola, Inc. | Magnetoresistive random access memory with shared word and digit lines |
DE10034868C2 (en) * | 2000-07-18 | 2002-06-27 | Infineon Technologies Ag | MRAM memory cell |
JP2002170377A (en) * | 2000-09-22 | 2002-06-14 | Mitsubishi Electric Corp | Thin film magnetic storage device |
DE10050365A1 (en) * | 2000-10-11 | 2002-05-16 | Infineon Technologies Ag | MRAM configuration |
JP4726292B2 (en) * | 2000-11-14 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Thin film magnetic memory device |
US6445612B1 (en) * | 2001-08-27 | 2002-09-03 | Motorola, Inc. | MRAM with midpoint generator reference and method for readout |
US6944049B2 (en) * | 2002-10-30 | 2005-09-13 | Infineon Technologies Ag | Magnetic tunnel junction memory cell architecture |
-
2003
- 2003-04-24 US US10/422,100 patent/US6944049B2/en not_active Expired - Fee Related
- 2003-10-27 TW TW092129830A patent/TWI260630B/en not_active IP Right Cessation
- 2003-10-28 EP EP03773669A patent/EP1556863B1/en not_active Expired - Fee Related
- 2003-10-28 WO PCT/EP2003/011953 patent/WO2004040580A1/en not_active Application Discontinuation
- 2003-10-28 DE DE60304209T patent/DE60304209T2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20040085810A1 (en) | 2004-05-06 |
DE60304209D1 (en) | 2006-05-11 |
TWI260630B (en) | 2006-08-21 |
WO2004040580A1 (en) | 2004-05-13 |
DE60304209T2 (en) | 2006-12-14 |
EP1556863A1 (en) | 2005-07-27 |
TW200418021A (en) | 2004-09-16 |
US6944049B2 (en) | 2005-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1556863B1 (en) | Magnetic tunnel junction memory cell architecture | |
EP1364417B1 (en) | Keepers for mram electrodes | |
US6885573B2 (en) | Diode for use in MRAM devices and method of manufacture | |
US6473328B1 (en) | Three-dimensional magnetic memory array with a minimal number of access conductors therein | |
US6657270B2 (en) | Magnetic random access memory using bipolar junction transistor, and method for fabricating the same | |
US6627913B2 (en) | Insulation of an MRAM device through a self-aligned spacer | |
EP0918334A2 (en) | Magnetic memory | |
EP1329895A2 (en) | High-density magnetic random access memory device and method of operating the same | |
US20030117835A1 (en) | Magnetic random access memory | |
US7489577B2 (en) | Magnetic memory device and method for reading the same | |
US6542398B2 (en) | Magnetic random access memory | |
JP4539007B2 (en) | Semiconductor memory device | |
EP1667160B1 (en) | Magnetic memory device and method | |
US20030206465A1 (en) | Integrated memory with a configuration of non-volatile memory cells and method for fabricating and for operating the integrated memory | |
KR20040058092A (en) | Information storage device and manufacturing method thereof | |
US20080239800A1 (en) | Magnetic memory arrays | |
US7002831B2 (en) | Magnetic semiconductor memory device | |
US6839271B1 (en) | Magnetic memory device | |
US7787289B2 (en) | MRAM design with local write conductors of reduced cross-sectional area | |
CN100421172C (en) | Magnetic tunnel junction memory cell architecture | |
US20060203538A1 (en) | Magnetoresistive effect element and magnetic memory | |
US8675399B2 (en) | Magnetic unit and magnetic storage device | |
KR101407643B1 (en) | Multi-bit memory device and method of operating the same | |
US20050006679A1 (en) | System and method for increasing magneting flux efficiency and cell density in MRAM design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20050426 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IE IT NL |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IE IT NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20060322 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60304209 Country of ref document: DE Date of ref document: 20060511 Kind code of ref document: P |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20061227 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20071016 Year of fee payment: 5 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20071022 Year of fee payment: 5 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20071016 Year of fee payment: 5 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20071211 Year of fee payment: 5 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20071028 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20071028 |
|
NLV4 | Nl: lapsed or anulled due to non-payment of the annual fee |
Effective date: 20090501 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20090630 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090501 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081028 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20090501 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IE Payment date: 20071023 Year of fee payment: 5 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081028 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081031 |