EP1330715A2 - Storing device, storing control method and program - Google Patents
Storing device, storing control method and programInfo
- Publication number
- EP1330715A2 EP1330715A2 EP01976857A EP01976857A EP1330715A2 EP 1330715 A2 EP1330715 A2 EP 1330715A2 EP 01976857 A EP01976857 A EP 01976857A EP 01976857 A EP01976857 A EP 01976857A EP 1330715 A2 EP1330715 A2 EP 1330715A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- data
- storing
- written
- blocks
- writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 28
- 230000015654 memory Effects 0.000 description 84
- 239000000872 buffer Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 230000007423 decrease Effects 0.000 description 3
- 238000010420 art technique Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- PWPJGUXAGUPAHP-UHFFFAOYSA-N lufenuron Chemical compound C1=C(Cl)C(OC(F)(F)C(C(F)(F)F)F)=CC(Cl)=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F PWPJGUXAGUPAHP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
- G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
- G11C2216/18—Flash erasure of all the cells in an array, sector or block simultaneously
Definitions
- the present invention relates to a storing device to store data. More specifically, this invention concerns the storing device that stores data on storing mediums such as flash memory.
- the unit or a quantity used as standard in which data are written on the flash memory is called sector, and the unit in which data on the flash memory are erased (which will be described later) is named block. That is, as shown in FIG. 9 (a), data within the flash memory, are managed block by block, each block made up of 32 sectors (it is to be understood that the data length of the sector is 512 bytes, and the data length of the block is 16 kilobytes).
- the feature of the flash memory is that only one-way data rewriting is possible. In other words, it is impossible to rewrite the value of data from 1 to 0 (or from 0 to l). Before data are written, therefore, it is necessary to change all the values of data at the writing destination to 1 (or 0). (Hereinafter, this changing is to be called "erasing.” A region where this erasing is completed is to be called the “erased region” while a region where erasing is not completed is to be called the "unerased region."
- the series of steps (that is, the steps to be taken so that the data 16 to 31 which do not have to be rewritten may not be involved in rewriting) is called evacuation of data, and is a major cause to reduce the speed of writing data in the flash memory.
- evacuation of data is a major cause to reduce the speed of writing data in the flash memory.
- data 0 to 15 are transferred from outside to the storing device.
- no detailed description will be given.
- data can be written on a plurality of flash memories in parallel, and there arises no waiting time problem.
- the problem is that if data are written on a plurality of flash memories in parallel, the frequency of evacuation in rewriting increases.
- the last block as mentioned above is a block in which data to be written is to be written last. That is, when data are written in m pieces of flash memories as shown in FIG.6, no vacant region occurs in the hatched blocks shown on the left side of the alternate long and short dash hne but there is a possibility that a vacant region will occur in the hatched blocks on the right side of the alternate long and short dash line.
- the blocks where a vacant region can come out are blocks where data to be written is written last, and for this reason, these blocks shall be called "last blocks”.
- the present invention has been made in view of the above circumstances, and it is an object of the present invention to reduce the frequency with which the evacuation is needed in rewriting on the storing device which are written data on a plurality of flash memories in parallel.
- the present invention adopts the following means. That is, the present invention is based on a storing device that, as shown in FIG. 1, writes data to the storing regions where erasing has been completed and writes data in parallel, the data of which the writing is requested from outside, on a plurality of storing mediums 21, 22, 23, 24 where data are erased on a block-by-block basis by the lump, each block made up of a plurality of storing regions.
- address management unit 42 first divides size q of all the data, the writing of which is requested from outside, by size p of the block to obtain a quotient zm + w + y (z : 0 ⁇ z (integer); w •' 0 ⁇ w ⁇ m (integer); y : 0 ⁇ y ⁇ l).
- address management unit 42 so controls the data transfer as to write the data for (q - zm) blocks on w + 1 pieces of storing mediums in parallel as shown in FIG. 8 (a). That reduces the number of blocks where vacant region is caused as compared with the prior art technique. Needless to say, that decreases the frequency with which evacuation in rewriting is needed. As shown in FIG. 8 (a).
- the data transfer may be so controlled that when the data for (q - zm) blocks are written, the processing for writing data for y blocks on one piece of storing medium is performed on w + 1 pieces of storing mediums in parallel, and after that, the processing for writing data for (l - y) blocks on one piece of storing medium is performed on w pieces of storing mediums in parallel. That brings to one at most the number of blocks where is caused, and therefore the frequency with which the evacuation in rewriting is needed will further decrease.
- the data transfer may be so controlled to allocate the data for (q - zm) blocks to w + 1 pieces of storing mediums and to write on the respective storing mediums in a specific order as shown in FIG. 8 (c).
- address management unit 42 controls the data transfer by regarding the sum of the data not necessary to rewrite and the data, of which the writing is requested, as data for (q - zm) blocks.
- FIG. 1 is a block diagram of a storing device to which the present invention is applied.
- FIG. 2 is an explanatory diagram of the first data writing control method.
- FIG. 3 is a block control table at the time of the first data writing control.
- FIG. 4 is an explanatory diagram of the second data writing control method.
- FIG. 5 is a block management table at the time of the second data writing control.
- FIG. 6 is an explanatory diagram of a technique judging the data writing control method.
- FIG. 7 is diagram of data rewriting.
- FIG. 8 is a diagram in which data for (q - zm) blocks are being rewritten.
- FIG. 9 is an explanatory diagram of a block, sector and evacuation in rewriting.
- FIG. 10 is an explanatory diagram of blocks in which other data exist.
- FIG. 1 is a block diagram of a storing device to which the present invention is apphed, and its configuration will be described. In the following description, it is presupposed that the data length of the sector is 512 bytes and the data length of the block is 16 kilobytes.
- input and output control unit 41 issues instructions for starting the processing of the request to address management unit 41 and controls the inputting and outputting of data as follows.
- input and output control unit 41 writes data inputted from outside on a plurality of buffers 31, 32, 33, 34 in 512 bytes one after another.
- input and output control unit 41 reads out data in 512 bytes from a plurality of buffers 31, 32, 33, 34 and output them in 512 bytes to outside one after another.
- address management unit 42 controls transfer of data between a plurality of flash memories 21, 22, 23, 24 and a plurality of buffers 31, 32, 33, 34, controls the erasing of data on a plurality of flash memories 21, 22, 23, 24, and manages data written on a plurality of flash memories 21, 22, 23, 24 (which will be described in detail later).
- selector 43 switches connection of data buses between a plurality of flash memories 21, 22, 23, 24 and a plurality of buffers 31, 32, 33, 34.
- first data writing control method a control method used when a request is received to write data on a logical address region where no data have been written yet
- second data writing control method a control method used when a request is received to write data in a logical address region where data have already been written
- data of 64 kilobytes corresponds to 4 blocks and is identical with the sum of the last blocks B21, B22, B23, B24.
- address management unit 42 in this case so controls the data transfer that data 0 to 127 will be written on the last blocks B21, B22, B23, B24 in parallel as shown in FIG. 2 (a) (hereinafter this mode of writing is to be called "4-block writing").
- address management unit 42 in this case so controls the data transfer that data 0 to 63 are written on only two last blocks B21, B22. That is, to prevent blocks from having vacant regions, address management unit 42 so controls the data transfer that the parallelism degree is limited to from 4 to 2 for writing on the last block B21, B22, B23, B24 (hereinafter this mode of writing is called "two-block writing.”
- address management unit 42 in this case so controls the data transfer that the last one block alone will have vacant region (see block B22) as shown in FIG. 2 (c) and so controls data 0 to 47 that data are written in parallel as far as possible.
- address management unit 42 selects one of the control methods depending on the size of data, an object to be written. There will be described the selecting technique.
- the size q of the all the data is divided by the block size p to obtain a quotient zm + w + y (z : ⁇ ⁇ z (integer); w '• 0 ⁇ w (integer) ⁇ m! y : 0 ⁇ y ⁇ l).
- zm is the number of blocks with a parallelism degree of m
- w + y means the number of blocks where the parallelism degree does not reach m. That is, referring to FIG. 6, the number of the hatched blocks on the left side of alternate long and short dash line corresponds to zm, while the number of the hatched blocks on the left side of the alternate long and short dash line corresponds to w + y (w corresponds to block Bi, while y corresponds to the block B2.)
- data for two blocks are written on 4 pieces of flash memories in parallel, and after that, data for 1.5 blocks are written on 2 pieces of flash memories.
- data for 1.5 blocks are written, the processing for the writing of data for 0.5 block on one flash memory is carried out on two pieces of flash memories, and after that, the processing for the writing of data for (1 - 0.5) block on one piece of flash memory is carried out on one piece of flash memory in parallel. That is, referring to FIG. 6, data for 0.5 block is written on block Bi and block B2 respectively, and after that, data for 0.5 block is written only on block Bi singly.
- the size p of all the data, the writing of which is requested is 152 kilobytes and the size q of block is 16 kilobytes.
- the unit of the size p and size q is not limited to byte. Even if, for example, the size p of all the data, the writing of which is requested, is 304 sectors and the size q of the block is 32 sectors, the same results can be obtained.
- the number of blocks that have vacant region is at most one. That reduces the frequency with which evacuation in rewriting will decrease. As a whole, it is possible to improve the performance of writing in flash memories.
- the parallelism degree is sometimes limited, and that reduces the writing speed.
- the parallelism is limited only with the last blocks, and with the last blocks, too, writing is carried out in parallel as far as possible. Even if the parallelism is limited as described above, therefore, its effect on the writing speed is very small.
- the procedure for writing in parallel in flash memories in this order flash memories 21 ⁇ 22 ⁇ 23 ⁇ 24 ⁇ 21 ⁇ • • •, is explained but the present invention is limited to that. That is, the respective flash memories are varied in hardware performance, and the time required for each writing is not the same. Therefore, it is desirable that the data transfer is so controlled that data are written one after another in flash memories as these flash memories are ready for writing instead of parallel writing as described above.
- the "ready for writing" means as follows: if a specific data is being written into a specific sector of a specific block, the specific sector of the specific block is forbidden to writing a next new data therein. The writing into this specific sector should be effective after the completion of writing the specific data into the specific sector. Therefore, the "ready for writing” means the status after the completion of writing the prior data.
- address management unit 42 has to control and manage the state of data writing in the flash memories 21, 22, 23, 24. That is, address management unit 42 is so arranged as to generate a block management table (see FIG. 3) provided with the following fields for every logical address block to which access is requested from outside.
- the expression parallelism degree field is a field to show on how many flash memories data are written in parallel. That is, in the parallelism degree field of a logical address block in which 4 blocks are written as mentioned above, "4" is set as shown in FIG. 3 (a). Meanwhile, in the parallelism degree field of the logical address block where two blocks are written and 1.5 blocks are written, "2" is set as shown in FIG. 3 (b), (c). In the parallelism degree field for the logical address block where no blocks are written, "0" is set.
- the field for the number of non-parallelism sectors means a field showing, of 32 pieces of sectors contained in the logical address blocks, the number of sectors where parallelism writing is not carried out. That is, in the field for the number of non-parallelism sectors where four blocks and two blocks are written, "0" is set as shown in FIG. 3 (a), (b). Meanwhile, in the field for the number of non-parallelism sectors field where 1.5 blocks are written, "16" is set as shown in FIG. 3 (c).
- the flash memory designated field is a field to indicate a flash memory where the address block exists.
- the flash memory designated field of the logical address block which is present within the flash memory 21 "0" is set, and in the flash memory designated field of the logical address block which is present within the flash memory 22, "1" is set.
- "2" is set, and in the flash memory designated field of the logical address block which is present within the flash memory 24, "3" is set
- the physical address field is a field indicating the physical address corresponding to the logical address block.
- the physical address set in that field is a physical address within the flash memory indicated in the flash memory designated field.
- the sector row control field is a field indicating the parallel writing order in sectors. For example, if parallel writing is done in this order: flash memories 21 -* 22 ⁇ 23 ⁇ 24 ⁇ 21 ⁇ • • • , "0" as sector row control information corresponding to logical address a, "1" as sector row control information corresponding to logical address a +1, "2" as sector row control information corresponding to logical address a + 2, "3" as sector row control information corresponding to logical address a + 3 rank as shown in FIG. 3 (a). [Second data writing control method]
- data to be written on the flash memory are usually a series of image data or music data (one image film or one music file). Even when data written on the flash memory are erased, there is a possibility that a series of image data or music data (that is, data continuously written) will be erased by the lump. In the first data writing control, therefore, data are written in parallel in principle as far as possible so as not to reduce the writing speed.
- address management unit 42 receives a request to write data, address management unit 42 refers to the contents of the block control table and judges whether the request to write data is a request to rewrite part of the continuous data (hereinafter referred as "request to rewrite data ”) or a request to newly continuous data (hereinafter referred to as "request to write new data.”
- this request to write data is judged as request to rewrite data, while in the case of a request to write data in a logical address region where no data have been written yet, the request to write data is judged as a request to write new data.
- address management unit 42 adopts the first data writing control method.
- address management unit 42 which judges the request to write data as a request to rewrite data, further judges if there is data that does not have to be rewritten in the block to which the data, an object to write, belongs.
- FIG. 4 for example, when data 0 to 47 are written in flash memories 21, 22 in the 1.5 block writing method and there is a request to rewrite data 32 to 47, there are data 0 to 31 (except for odd number) that do not have to be rewritten in the blocks to which data 32 to 47 belong. Therefore, in this case, address management unit 42 judges that "there are data that do not have to be rewritten, and exercises the following controls.
- address management unit 42 takes data for 1.5 block as data for (q - zm) blocks, the data for 1.5 block being the sum of data 0 - 31 (32 pieces of sector data) that do not have to be re-written and data 32 to 47 (16 pieces of sector data, the writing of which is requested.
- w is 1 and y is 0.5.
- And address management unit 42 controls the data transfer so that while data for (q - zm) blocks are allocated to w + 1 pieces of flash memory 23, 24, the respective flash memories 23, 24 are written in a specific order (in this case, 23 ⁇ 24). That is, the data transfer is so controlled that data 0 - 31 written in two pieces of blocks in parallel are first read out on the buffer and then rewritten singly on an erased region of flash memory 23, then data 32 to 47 are written singly in the erased region of the flash memory 24. It is noted that the data 32 to 47 are referred to address management unit 42 from outside through input and output control unit 41, buffer 34.
- address management unit 42 judges that "there exist data that do not have to be rewritten.” That is, no mention is made of the operation when address management unit 42 judges that "there are no data that do not have to be re-written.” In such a judgement, arrangements are so made that address management unit 42 adopts the first data writing control method.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000326472 | 2000-10-26 | ||
JP2000326472 | 2000-10-26 | ||
PCT/JP2001/009459 WO2002035548A2 (en) | 2000-10-26 | 2001-10-26 | Storing device, storing control method and program |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1330715A2 true EP1330715A2 (en) | 2003-07-30 |
EP1330715B1 EP1330715B1 (en) | 2008-01-02 |
Family
ID=18803652
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01976857A Expired - Lifetime EP1330715B1 (en) | 2000-10-26 | 2001-10-26 | Storing device, storing control method and program |
Country Status (5)
Country | Link |
---|---|
US (1) | US7062630B2 (en) |
EP (1) | EP1330715B1 (en) |
CN (1) | CN1236386C (en) |
DE (1) | DE60132229T2 (en) |
WO (1) | WO2002035548A2 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10252059B3 (en) * | 2002-11-08 | 2004-04-15 | Infineon Technologies Ag | Data memory operating method e.g. for portable data carrier or mobile data processor, using back-up memory for retaining memory cell contents upon current interruption during programming |
US7353299B2 (en) * | 2003-05-29 | 2008-04-01 | International Business Machines Corporation | Method and apparatus for managing autonomous third party data transfers |
EP1667014A4 (en) * | 2003-09-18 | 2009-04-08 | Panasonic Corp | Semiconductor memory card, semiconductor memory control apparatus, and semiconductor memory control method |
US20050144363A1 (en) * | 2003-12-30 | 2005-06-30 | Sinclair Alan W. | Data boundary management |
US7433993B2 (en) * | 2003-12-30 | 2008-10-07 | San Disk Corportion | Adaptive metablocks |
US8504798B2 (en) * | 2003-12-30 | 2013-08-06 | Sandisk Technologies Inc. | Management of non-volatile memory systems having large erase blocks |
US7631138B2 (en) * | 2003-12-30 | 2009-12-08 | Sandisk Corporation | Adaptive mode switching of flash memory address mapping based on host usage characteristics |
JP4306525B2 (en) * | 2004-04-16 | 2009-08-05 | ソニー株式会社 | Information processing apparatus and method, and program |
US20050257017A1 (en) * | 2004-05-14 | 2005-11-17 | Hideki Yagi | Method and apparatus to erase hidden memory in a memory card |
JP4561246B2 (en) * | 2004-08-31 | 2010-10-13 | ソニー株式会社 | Memory device |
JPWO2006051780A1 (en) * | 2004-11-10 | 2008-05-29 | 松下電器産業株式会社 | Nonvolatile memory device and method of accessing nonvolatile memory device |
JP2007021787A (en) * | 2005-07-12 | 2007-02-01 | Seiko Epson Corp | Information processor having function of maintenance counter |
SG130988A1 (en) * | 2005-09-29 | 2007-04-26 | Trek 2000 Int Ltd | Portable data storage device incorporating multiple flash memory units |
JP4912174B2 (en) * | 2007-02-07 | 2012-04-11 | 株式会社日立製作所 | Storage system and storage management method |
KR20090087689A (en) * | 2008-02-13 | 2009-08-18 | 삼성전자주식회사 | Multi channel flash memory system and access method thereof |
US10114562B2 (en) | 2014-09-16 | 2018-10-30 | Sandisk Technologies Llc | Adaptive block allocation in nonvolatile memory |
JP7153435B2 (en) * | 2017-10-12 | 2022-10-14 | ラピスセミコンダクタ株式会社 | Data rewriting method for non-volatile memory and semiconductor device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212794A (en) * | 1990-06-01 | 1993-05-18 | Hewlett-Packard Company | Method for optimizing computer code to provide more efficient execution on computers having cache memories |
JP3105092B2 (en) * | 1992-10-06 | 2000-10-30 | 株式会社東芝 | Semiconductor memory device |
US5603001A (en) * | 1994-05-09 | 1997-02-11 | Kabushiki Kaisha Toshiba | Semiconductor disk system having a plurality of flash memories |
US5848275A (en) * | 1996-07-29 | 1998-12-08 | Silicon Graphics, Inc. | Compiler having automatic common blocks of memory splitting |
JPH10124327A (en) * | 1996-10-16 | 1998-05-15 | Nec Corp | Instruction cache miss rate decreasing method |
US5940618A (en) * | 1997-09-22 | 1999-08-17 | International Business Machines Corporation | Code instrumentation system with non intrusive means and cache memory optimization for dynamic monitoring of code segments |
JP3141836B2 (en) * | 1998-01-26 | 2001-03-07 | 日本電気株式会社 | Language processing method, language processing apparatus, and storage medium storing language processing program |
JP2000122917A (en) | 1998-07-13 | 2000-04-28 | Sony Corp | Recording device, its method, reproducing device, its method, recording medium and program recording medium |
JP2000132982A (en) | 1998-10-26 | 2000-05-12 | Sony Corp | Medium element, apparatus and method for recording information, and apparatus and method for reproducing information |
US7343598B2 (en) * | 2003-04-25 | 2008-03-11 | Microsoft Corporation | Cache-conscious coallocation of hot data streams |
-
2001
- 2001-10-26 US US10/399,236 patent/US7062630B2/en not_active Expired - Lifetime
- 2001-10-26 WO PCT/JP2001/009459 patent/WO2002035548A2/en active IP Right Grant
- 2001-10-26 CN CN01817898.7A patent/CN1236386C/en not_active Expired - Fee Related
- 2001-10-26 DE DE60132229T patent/DE60132229T2/en not_active Expired - Lifetime
- 2001-10-26 EP EP01976857A patent/EP1330715B1/en not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
See references of WO0235548A3 * |
Also Published As
Publication number | Publication date |
---|---|
CN1236386C (en) | 2006-01-11 |
DE60132229D1 (en) | 2008-02-14 |
DE60132229T2 (en) | 2008-12-18 |
WO2002035548A3 (en) | 2003-02-20 |
WO2002035548A2 (en) | 2002-05-02 |
CN1471670A (en) | 2004-01-28 |
EP1330715B1 (en) | 2008-01-02 |
US7062630B2 (en) | 2006-06-13 |
US20040030825A1 (en) | 2004-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE50067E1 (en) | Storage device including flash memory and capable of predicting storage device performance based on performance parameters | |
EP1330715B1 (en) | Storing device, storing control method and program | |
JP3792259B2 (en) | Increased memory performance in flash memory devices by simultaneous write operations to multiple devices | |
KR100319598B1 (en) | Flash memory array access method and device | |
US6154808A (en) | Method and apparatus for controlling data erase operations of a non-volatile memory device | |
US8078797B2 (en) | Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices | |
US7734862B2 (en) | Block management for mass storage | |
US20060168392A1 (en) | Flash memory file system | |
US8595413B2 (en) | Memory control method and device, memory access control method, computer program, and recording medium | |
GB2298063A (en) | Semiconductor disk device | |
JP2768618B2 (en) | Semiconductor disk device | |
JP3992960B2 (en) | Recording apparatus and program | |
JPH09171486A (en) | Pc card | |
JP2000285688A (en) | Non-volatile semiconductor memory | |
JPH07160569A (en) | Memory controller | |
JPH07111092A (en) | Control method for non-volatile semiconductor storage device | |
JPH11297082A (en) | Method of rewriting data in flash memory and semiconductor memory | |
JP2004126945A (en) | Storage device and control method | |
JPH06124232A (en) | Semiconductor filing device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20030417 |
|
AK | Designated contracting states |
Designated state(s): DE FR GB |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60132229 Country of ref document: DE Date of ref document: 20080214 Kind code of ref document: P |
|
EN | Fr: translation not filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
RAP2 | Party data changed (patent owner data changed or rights of a patent transferred) |
Owner name: PANASONIC CORPORATION |
|
26N | No opposition filed |
Effective date: 20081003 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20081024 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20091022 Year of fee payment: 9 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20091021 Year of fee payment: 9 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20101026 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20101026 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60132229 Country of ref document: DE Effective date: 20110502 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110502 |