EP1203507A2 - Hearing aid including an integrated circuit - Google Patents

Hearing aid including an integrated circuit

Info

Publication number
EP1203507A2
EP1203507A2 EP00943693A EP00943693A EP1203507A2 EP 1203507 A2 EP1203507 A2 EP 1203507A2 EP 00943693 A EP00943693 A EP 00943693A EP 00943693 A EP00943693 A EP 00943693A EP 1203507 A2 EP1203507 A2 EP 1203507A2
Authority
EP
European Patent Office
Prior art keywords
integrated circuit
hearing aid
layer
semiconductor layer
outer circumference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00943693A
Other languages
German (de)
French (fr)
Inventor
Jorgen Skindhoj
Per Kokholm Sorensen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oticon AS
Original Assignee
Oticon AS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oticon AS filed Critical Oticon AS
Publication of EP1203507A2 publication Critical patent/EP1203507A2/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS
    • H04R25/00Electric hearing aids
    • H04R25/60Mounting or interconnection of hearing aid parts, e.g. inside tips, housings or to ossicles
    • H04R25/609Mounting or interconnection of hearing aid parts, e.g. inside tips, housings or to ossicles of circuitry
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; ELECTRIC HEARING AIDS; PUBLIC ADDRESS SYSTEMS
    • H04R25/00Electric hearing aids
    • H04R25/50Customised settings for obtaining desired overall acoustical characteristics
    • H04R25/505Customised settings for obtaining desired overall acoustical characteristics using digital signal processing

Definitions

  • Hearing aid including an integrated circuit
  • Integrated circuits are used in numerous electronic devices for the controlling of various elements of these.
  • One example of such a device is a hearing aid.
  • the invention is especially relevant in connection with hearing aids, due to the desired and often required small size of these.
  • the small size requirement is especially pronounced in connection with the so- called ITE or CIC hearing aids, which are mounted partly or entirely in the ear canal of the hearing aid user.
  • the integrated circuits typically perform the signal processing and the amplification in the hearing aids.
  • US 4783815 discloses the manufacturing of miniature hearing aids having a multi-layer circuit arrangement.
  • This prior art publication describes a multi-layer pcb having plated through holes.
  • the pcb may be arranged in several layers.
  • the pcb may comprise one or more IC's arranged on and connected to the pcb.
  • EP 0820099 discloses a packaged semiconductor device and a method of manufacturing this device.
  • the document describes a board being electrically and mechanically connected to an IC by means of laser cut holes in the IC and the board.
  • chip scale packaging in various versions.
  • a chip scale packaging is defined as a package, which has a size less than 1,2 times the size of the chip.
  • CSP's are typically made with solder balls distributed in an area array over the active side of the IC.
  • the CSP is soldered to a circuit board with the active side of the IC facing the circuit board.
  • the CSP Due to the requirement for the above mentioned connection sites for either discrete component mounting or external connection to the remaining electrical system the CSP has to have a certain size in order to make this mounting possible.
  • an objective of the present invention is to provide a hearing aid, which with an identical physical size makes it possible to provide an increase in functionality, and which is less cumbersome to handle in a manufacturing process, or which by reduced size of the integrated circuit can be handled with essentially the same production tolerances as it is the case by the prior art.
  • an objective is to provide an integrated circuit for a hearing aid, which with the same outer dimensions can make it possible to provide an increased functionality, and which is easier to handle in a manufacturing process, or which by reduced size of the integrated circuit can be handled with essentially the same production tolerances as it is the case by the prior art.
  • the objectives of the hearing aid aspect is achieved by a hearing aid as defined in claim 1 and claim 8.
  • the dimensions of the integrated circuit circumference are maintained allowing a possibility of increasing the circuitry area, this again allowing the providing of an increased functionality to the hearing aid at maintained the size of the hearing aid.
  • Due to the placement of solder balls on a rear side of the circuit more space is available for these, meaning that the handling of such circuitry in a manufacturing process in widely facilitated.
  • By reduced size a considerable area is still left on both sides of the integrated circuit for being provided with solder balls.
  • the mounting of the integrated circuit on a base plate having a larger circumference in order hereby to provide a sufficiently large area for solder balls is no longer necessary, as a sufficient area is available on the two sides of the integrated circuit.
  • the substrate which is normally provided, has been omitted in this invention. Omitting the substrate leads to a thinner integrated circuit, and hence facilitates the manufacturing of smaller and cosmetically attractive hearing aids.
  • a coating may be provided on the second side without hereby differing from the definition of facing the interior surface of the housing.
  • a redistribution layer is provided on at least one side of the integrated circuit, preferably on both sides of the integrated circuit, in order hereby to establish connection sites in distance from the through electrical connections.
  • the total surface area of both sides of the integrated circuit may be made available for connection sites in the form of solder balls.
  • discrete electrical components are mounted on one side of this by means of solder balls in connection with the through electrical connections.
  • connection pad is provided on one side of the integrated circuit.
  • connection pad is provided on one side and discrete electrical components on the other side.
  • an EEPROM component is mounted on one side and solder balls are provided on the other side.
  • Further possibilities comprise the mounting of a micro-mechanical device or a second integrated circuit on one side of the integrated circuit. According to the invention the objectives of the integrated circuit manufacturing aspect is achieved by an integrated circuit as defined in claims 10, 11 and 12.
  • the semiconductor layer comprising electric circuitry this is the raw semi-conducting material, e.g. silicon, which has been subjected to a process where the semi-conducting elements of the electric circuit have been manufactured in one of the surfaces of the semi-conducting material layer.
  • the further elements which most are often present, e.g. metal layers for establishing electrical contacts to the semi-conducting elements and the insulation layers between the respective metal layers, are not described in this connection as they are implicitly comprised by the definition of an integrated circuit as this is normally interpreted.
  • FIG. 1 is a schematic view of the electronics of a typical prior art hearing aid seen from one side;
  • FIG. 2 is a schematic view showing the electronics of FIG. 1 from the opposite side;
  • FIG. 3 is a schematic view showing an integrated circuit according to the invention.
  • FIG. 4 is a schematic drawing showing cross section through a hearing aid according to the invention with an integrated circuit according to the invention
  • the electronics of a typical prior art hearing aid comprises a microphone 1, an amplifier 2 and a receiver 3,
  • the system is powered by a battery4.
  • the elements of the system are typically connected like shown in Fig. 1 and 2, i.e. the amplifier is mounted on a PCB 5 , the side edges of which extends beyond the edges of the amplifier circuit 2.
  • the amplifier circuit is here a usual construction.
  • the placing of external components, e.g. capacitors 6, requires a rather large surface area, which appears from FIG. 1.
  • the integrated circuit comprises a semiconductor layer and superimposed on this a number of metal layers. At the sides and at a small distance from the edge via's 11 are provided for establishing an electrical connection to the rear side of the semiconductor 2. After establishing the electrical connection to the rear side the mounting of a separate capacitor 6 and a separate integrated circuit 13 is realized on a redistribution layer 12 on this side. The solder balls 7,8,9,10 are provided on the one side of the semiconductor layer.
  • a via is an electrical conducting path, which connects electric circuitry on one side of a structure with electric circuitry on the other side of the structure.
  • a via consists of a hole through the structure, an insulation that isolates a conductor from the structure and an electrical conductor inside the insulation.
  • the integrated circuits in this patent are made from silicon wafers.
  • the holes through the silicon wafer can be of any shape and size.
  • a technical desirable hole would be squares of size 50 - 150 micron.
  • the holes can be made by wet anisotropic KOH etching or by for example isotropic etching using hydrofluoric acid and nitric acid.
  • the holes can also be made by dry etching, for example reactive ion etching process, or by laser microchemical etching.
  • the inside surface of the hole is covered by an insulating layer.
  • the insulation can be organic or inorganic.
  • An organic insulation can for example be a thin layer of polyimide or BCB.
  • An inorganic insulation can for example be a Silicon Oxide, Silicon Nitride or glass passivation layer.
  • the conductor through the structure is made by a metallization of the insulating surface.
  • the metallization of the hole can be made by electroplating, sputtering or by laser deposition of various metals.
  • An alternative to making holes through the structure is to change the doping of the silicon locally from both sides thus making an insulated semi-conducting path through the structure. These electrical connections are often designated diffusion plugs.
  • the redistribution layers are made by a process, which allows arbitrary structures in the metal layer and where openings can be made in the insulation layers. Different types of process can be used including electroplating, spin-coating, etching, sputtering etc..
  • a typical process is to spincoat the surface of the wafer with polyimide. Etch holes in the polyimide over the bond-pads of the IC and over the via's. Then metal layers are electro-plated connecting the via's with the bond-pads and the solder pads. Then a second layer of polyimide is spincoated over the wafer, and holes are etched over the solder pads. Solder is then electroplated for the solder pads and reflowed to form solderballs or pads for wires or components.
  • the integrated circuits are made on the silicon wafer.
  • the passive components are mounted on the solder pads on one side of the wafer.
  • the other side of the wafer is used for solder pads for wires.
  • the amplifiers are singulated.
  • the passive components are mounted on solder pads on one side of the wafer, the other side is used for solder balls for attach to a printed circuit board.
  • WL version The largest integrated circuit is made on a silicon wafer.
  • the smaller IC/IC's are mounted on pads on one side of the wafer together with passives, the other side of the wafer is used for solder pads for wires.
  • CSP version As above but with solder balls for attach to a printed circuit board.
  • the hearing aid appears schematically in a sectional view.
  • the hearing aid comprises a housing 14, which holds a microphone 1, in connection with the microphone an integrated circuit 2 including an amplifier and a signal processor for the hearing aid and in connection with the integrated circuit 2 a receiver 3 for outputting an amplified and processed signal.
  • a battery 4 connected to the amplifier powers the system.
  • the integrated circuit comprises connection sites on both sides as described in connection with FIG. 3. No base plate is present. This means that the active area of the chip in relation to the available space in the hearing aid housing may be larger than an integrated circuit as normally used, this meaning that more functionality may be added to the integrated circuit, using the same production technology and having the same available space within the hearing aid housing. This provides for a hearing aid having improved properties and therefore is more beneficial for the hearing aid user.
  • the manufacturing of the hearing aid has been facilitated as more space has been made available for the soldering process and other assembling processes performed during the manufacturing.

Landscapes

  • Health & Medical Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Neurosurgery (AREA)
  • Otolaryngology (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention relates to a hearing aid comprising a housing; a microphone; an integrated circuit; a receiver for outputting a signal; where the integrated circuit comprises at least one semiconductor layer including the electric circuit; the at least one layer having an outer circumference; at least one through electrical connection extending from one side of the at least one layer to an opposed other side of the at least one layer; the through electrical connection being established in distance from the outer circumference of the at least one layer. The invention further relates to an integrated circuit for use in a hearing aid as described above.

Description

TITLE
Hearing aid including an integrated circuit
FIELD OF THE INVENTION
Integrated circuits are used in numerous electronic devices for the controlling of various elements of these. One example of such a device is a hearing aid. The invention is especially relevant in connection with hearing aids, due to the desired and often required small size of these. The small size requirement is especially pronounced in connection with the so- called ITE or CIC hearing aids, which are mounted partly or entirely in the ear canal of the hearing aid user. The integrated circuits typically perform the signal processing and the amplification in the hearing aids.
BACKGROUND OF THE INVENTION
There is a tendency towards making at least some of the hearing aids smaller and/or towards applying more functionality to these. In both cases the integrated circuits become a limiting factor as the dimensions of this has to fit into the available physical dimensions of the hearing aid.
The integrated circuits are becoming smaller due to development of the production techniques for these. However the increase in the need for applying more functionality does often exceed the speed of developing the production methods, which means that the field of developing the production cannot entirely fulfill the needs of limiting the size of the integrated circuits.
US 4783815 discloses the manufacturing of miniature hearing aids having a multi-layer circuit arrangement. This prior art publication describes a multi-layer pcb having plated through holes. The pcb may be arranged in several layers. The pcb may comprise one or more IC's arranged on and connected to the pcb.
EP 0820099 discloses a packaged semiconductor device and a method of manufacturing this device. The document describes a board being electrically and mechanically connected to an IC by means of laser cut holes in the IC and the board.
Common for these prior art publications are that the IC's described do not provide for the positioning and connection of any components on the rear side of the IC itself. The provision of a board is necessary for holding the IC and the possible further components
The state of the art in packaging is chip scale packaging (CSP) in various versions. A chip scale packaging is defined as a package, which has a size less than 1,2 times the size of the chip. CSP's are typically made with solder balls distributed in an area array over the active side of the IC. The CSP is soldered to a circuit board with the active side of the IC facing the circuit board.
The design of the integrated circuit as such is not described in further detail here. The art of designing and manufacturing integrated circuits is disclosed more detailed in the technical literature on this area.
Due to the requirement for the above mentioned connection sites for either discrete component mounting or external connection to the remaining electrical system the CSP has to have a certain size in order to make this mounting possible.
There exists for the above mentioned reasons a need of reducing the physical dimensions of the integrated circuits, while at the same time maintaining a certain space for various connection purposes. In one aspect an objective of the present invention is to provide a hearing aid, which with an identical physical size makes it possible to provide an increase in functionality, and which is less cumbersome to handle in a manufacturing process, or which by reduced size of the integrated circuit can be handled with essentially the same production tolerances as it is the case by the prior art.
In another aspect an objective is to provide an integrated circuit for a hearing aid, which with the same outer dimensions can make it possible to provide an increased functionality, and which is easier to handle in a manufacturing process, or which by reduced size of the integrated circuit can be handled with essentially the same production tolerances as it is the case by the prior art.
SUMMARY OF THE INVENTION
According to the invention the objectives of the hearing aid aspect is achieved by a hearing aid as defined in claim 1 and claim 8.
Hereby the dimensions of the integrated circuit circumference are maintained allowing a possibility of increasing the circuitry area, this again allowing the providing of an increased functionality to the hearing aid at maintained the size of the hearing aid. Due to the placement of solder balls on a rear side of the circuit more space is available for these, meaning that the handling of such circuitry in a manufacturing process in widely facilitated. By reduced size a considerable area is still left on both sides of the integrated circuit for being provided with solder balls. The mounting of the integrated circuit on a base plate having a larger circumference in order hereby to provide a sufficiently large area for solder balls is no longer necessary, as a sufficient area is available on the two sides of the integrated circuit. Sine the second side of the integrated circuit is facing the interior surface of the housing it it obvious that the substrate, which is normally provided, has been omitted in this invention. Omitting the substrate leads to a thinner integrated circuit, and hence facilitates the manufacturing of smaller and cosmetically attractive hearing aids. A coating may be provided on the second side without hereby differing from the definition of facing the interior surface of the housing.
Advantageous embodiments are depicted in claims 2-7 and 9.
In an advantageous embodiment a redistribution layer is provided on at least one side of the integrated circuit, preferably on both sides of the integrated circuit, in order hereby to establish connection sites in distance from the through electrical connections. Hereby the total surface area of both sides of the integrated circuit may be made available for connection sites in the form of solder balls.
In an advantageous embodiment discrete electrical components are mounted on one side of this by means of solder balls in connection with the through electrical connections.
In a further advantageous embodiment at least one connection pad is provided on one side of the integrated circuit.
In a still further advantageous embodiment at least one connection pad is provided on one side and discrete electrical components on the other side.
Advantageously an EEPROM component is mounted on one side and solder balls are provided on the other side. Further possibilities comprise the mounting of a micro-mechanical device or a second integrated circuit on one side of the integrated circuit. According to the invention the objectives of the integrated circuit manufacturing aspect is achieved by an integrated circuit as defined in claims 10, 11 and 12.
It should be appreciated that when defining the semiconductor layer comprising electric circuitry, this is the raw semi-conducting material, e.g. silicon, which has been subjected to a process where the semi-conducting elements of the electric circuit have been manufactured in one of the surfaces of the semi-conducting material layer. The further elements which most are often present, e.g. metal layers for establishing electrical contacts to the semi-conducting elements and the insulation layers between the respective metal layers, are not described in this connection as they are implicitly comprised by the definition of an integrated circuit as this is normally interpreted.
The invention is described more detailed in the following description of the prior art and a preferred embodiment of the invention with reference to the drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic view of the electronics of a typical prior art hearing aid seen from one side;
FIG. 2 is a schematic view showing the electronics of FIG. 1 from the opposite side;
FIG. 3 is a schematic view showing an integrated circuit according to the invention;
FIG. 4 is a schematic drawing showing cross section through a hearing aid according to the invention with an integrated circuit according to the invention;
DESCRIPTION OF THE PREFERRED EMBODIMENT Referring to FIG. 1 and FIG. 2 the electronics of a typical prior art hearing aid comprises a microphone 1, an amplifier 2 and a receiver 3, The system is powered by a battery4. The elements of the system are typically connected like shown in Fig. 1 and 2, i.e. the amplifier is mounted on a PCB 5 , the side edges of which extends beyond the edges of the amplifier circuit 2. The amplifier circuit is here a usual construction. The placing of external components, e.g. capacitors 6, requires a rather large surface area, which appears from FIG. 1. It becomes clear that the mounting of these external components and at the same time providing solder bumps 7,8,9,10 for establishing the electrical connections to the microphone 1 , the receiver 3 and the battery 4 requires a considerable larger surface area. This means that the PCB 5 on which the amplifier circuit is mounted extends beyond the edges of this in order to provide this required space. The amount of space available has also a significant importance in connection with the manufacturing process, where the solder process is widely facilitated when more space is available. When more space is available, larger production tolerances can be accepted and the failure rate decreases significantly.
Referring to FIG. 3 the integrated circuit comprises a semiconductor layer and superimposed on this a number of metal layers. At the sides and at a small distance from the edge via's 11 are provided for establishing an electrical connection to the rear side of the semiconductor 2. After establishing the electrical connection to the rear side the mounting of a separate capacitor 6 and a separate integrated circuit 13 is realized on a redistribution layer 12 on this side. The solder balls 7,8,9,10 are provided on the one side of the semiconductor layer.
A via is an electrical conducting path, which connects electric circuitry on one side of a structure with electric circuitry on the other side of the structure. A via consists of a hole through the structure, an insulation that isolates a conductor from the structure and an electrical conductor inside the insulation.
The integrated circuits in this patent are made from silicon wafers.
The holes through the silicon wafer can be of any shape and size. A technical desirable hole would be squares of size 50 - 150 micron. The holes can be made by wet anisotropic KOH etching or by for example isotropic etching using hydrofluoric acid and nitric acid. The holes can also be made by dry etching, for example reactive ion etching process, or by laser microchemical etching. The inside surface of the hole is covered by an insulating layer. The insulation can be organic or inorganic. An organic insulation can for example be a thin layer of polyimide or BCB. An inorganic insulation can for example be a Silicon Oxide, Silicon Nitride or glass passivation layer. The conductor through the structure is made by a metallization of the insulating surface. The metallization of the hole can be made by electroplating, sputtering or by laser deposition of various metals.
An alternative to making holes through the structure is to change the doping of the silicon locally from both sides thus making an insulated semi-conducting path through the structure. These electrical connections are often designated diffusion plugs.
The redistribution layers are made by a process, which allows arbitrary structures in the metal layer and where openings can be made in the insulation layers. Different types of process can be used including electroplating, spin-coating, etching, sputtering etc.. A typical process is to spincoat the surface of the wafer with polyimide. Etch holes in the polyimide over the bond-pads of the IC and over the via's. Then metal layers are electro-plated connecting the via's with the bond-pads and the solder pads. Then a second layer of polyimide is spincoated over the wafer, and holes are etched over the solder pads. Solder is then electroplated for the solder pads and reflowed to form solderballs or pads for wires or components.
Implementation of the invention may comprise the following embodiments:
Single chip hearing aid amplifier:
WL version. The integrated circuits are made on the silicon wafer. The passive components are mounted on the solder pads on one side of the wafer. The other side of the wafer is used for solder pads for wires. The amplifiers are singulated.
CSP version. The passive components are mounted on solder pads on one side of the wafer, the other side is used for solder balls for attach to a printed circuit board.
Multiple chip hearing aid amplifier:
WL version. The largest integrated circuit is made on a silicon wafer. The smaller IC/IC's are mounted on pads on one side of the wafer together with passives, the other side of the wafer is used for solder pads for wires. CSP version. As above but with solder balls for attach to a printed circuit board.
Referring to FIG. 4 a hearing aid appears schematically in a sectional view. The hearing aid comprises a housing 14, which holds a microphone 1, in connection with the microphone an integrated circuit 2 including an amplifier and a signal processor for the hearing aid and in connection with the integrated circuit 2 a receiver 3 for outputting an amplified and processed signal. A battery 4 connected to the amplifier powers the system. It appears that the integrated circuit comprises connection sites on both sides as described in connection with FIG. 3. No base plate is present. This means that the active area of the chip in relation to the available space in the hearing aid housing may be larger than an integrated circuit as normally used, this meaning that more functionality may be added to the integrated circuit, using the same production technology and having the same available space within the hearing aid housing. This provides for a hearing aid having improved properties and therefore is more beneficial for the hearing aid user. Moreover the manufacturing of the hearing aid has been facilitated as more space has been made available for the soldering process and other assembling processes performed during the manufacturing.

Claims

1. A hearing aid comprising: a housing; - a microphone; an integrated circuit; - a receiver for outputting a signal;
- where the integrated circuit comprises: at least one semiconductor layer including electric circuitry on a first side;
- the at least one semiconductor layer having an outer circumference; at least one through electrical connection extending from the first side of the at least one layer to an opposed second side of the at least one layer; - the through electrical connection being established in distance from the outer circumference of the at least one layer
- where a redistribution layer is provided on the second side.
2. A hearing aid according to claim 1, where a redistribution layer is provided on the first side of the integrated circuit.
3. A hearing aid according to claim 1 or 2, where discrete electrical components are mounted on one side of this by means of solder pads in connection with the through electrical connections.
4. A hearing aid according to claim 1, 2 or 3, where at least one connection pad is provided on one side of the integrated circuit.
5. A hearing aid according to claim 4, where at least one connection pad is provided on one side and discrete electrical components on the other side.
6. A hearing aid according to claim 1, where an EEPROM component is mounted on one side and solder balls are provided on the other side.
7. A hearing aid according to claim 1, where a micro-mechanical device is mounted on one side of this.
8. A hearing aid comprising: a housing having an interior surface; a microphone; - an integrated circuit; a receiver for outputting a signal; - where the integrated circuit comprises: at least one semiconductor layer including electric circuitry on a first side and a second side opposite the first side, which second side is facing the interior surface of the hearing aid housing.
9. A hearing aid according to claim 8, where a coating is provided for protecting the second side.
10. An integrated circuit for a hearing aid as described in any of the claims 1-7, the integrated circuit comprising: at least one semiconductor layer including electric circuitry on a first side; the at least one semiconductor layer having an outer circumference; - at least one through electrical connection extending from the first side of the at least one layer to an opposed second side of the at least one layer; - the through electrical connection being established in distance from the outer circumference of the at least one layer - where a redistribution layer is provided on the second side.
11. An integrated circuit for a hearing aid as described in any of the claims 8 or 9, the integrated circuit comprising: at least one semiconductor layer including electric circuitry on a first side; - the at least one semiconductor layer having an outer circumference and including electric circuitry on a first side and a second side opposite the first side, which second side is adapted for facing the interior surface of the hearing aid housing.
12. An integrated circuit according to claim 11, where a coating is provided for protecting the second side.
EP00943693A 1999-07-28 2000-07-07 Hearing aid including an integrated circuit Withdrawn EP1203507A2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DKPA199901078 1999-07-28
DK107899 1999-07-28
PCT/DK2000/000378 WO2001010167A2 (en) 1999-07-28 2000-07-07 Hearing aid including an integrated circuit and an integrated circuit in a hearing aid

Publications (1)

Publication Number Publication Date
EP1203507A2 true EP1203507A2 (en) 2002-05-08

Family

ID=8100755

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00943693A Withdrawn EP1203507A2 (en) 1999-07-28 2000-07-07 Hearing aid including an integrated circuit

Country Status (3)

Country Link
EP (1) EP1203507A2 (en)
AU (1) AU5806200A (en)
WO (1) WO2001010167A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8369553B2 (en) 2008-12-19 2013-02-05 Starkey Laboratories, Inc. Hearing assistance device with stacked die

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3134888A1 (en) * 1981-09-03 1983-03-10 Robert Bosch Gmbh, 7000 Stuttgart "HOERGERAET"
US5156998A (en) * 1991-09-30 1992-10-20 Hughes Aircraft Company Bonding of integrated circuit chip to carrier using gold/tin eutectic alloy and refractory metal barrier layer to block migration of tin through via holes
JPH1027866A (en) * 1996-07-11 1998-01-27 Hitachi Ltd Semiconductor integrated circuit device and method of manufacturing the same

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
None *
See also references of WO0110167A3 *

Also Published As

Publication number Publication date
AU5806200A (en) 2001-02-19
WO2001010167A3 (en) 2001-08-09
WO2001010167A2 (en) 2001-02-08

Similar Documents

Publication Publication Date Title
US7199050B2 (en) Pass through via technology for use during the manufacture of a semiconductor device
US6114221A (en) Method and apparatus for interconnecting multiple circuit chips
US7312521B2 (en) Semiconductor device with holding member
US6271059B1 (en) Chip interconnection structure using stub terminals
US8034664B2 (en) Method of fabricating passive device applied to the three-dimensional package module
EP1564810B1 (en) Semiconductor device and manufacturing method thereof
US20100078795A1 (en) Electronic device
KR101018419B1 (en) Single Mask Via Method and Device
EP2084743A2 (en) Method of packaging a semiconductor device and a prefabricated connector
JP2008546174A5 (en)
JP2003309221A (en) Manufacturing method of semiconductor device
US8369553B2 (en) Hearing assistance device with stacked die
WO2002101831A1 (en) Semiconductor device and its manufacturing method
CN100524725C (en) Semiconductor device and manufacturing method of the same
EP1478021B1 (en) Semiconductor device and manufacturing method thereof
KR100840502B1 (en) Semiconductor device and manufacturing method thereof
US6908845B2 (en) Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6771786B1 (en) Hearing aid including an integrated circuit
JPH11204678A (en) Semiconductor device and manufacturing method thereof
JP5026025B2 (en) Semiconductor device
WO2001010167A2 (en) Hearing aid including an integrated circuit and an integrated circuit in a hearing aid
JPH08181211A (en) Semiconductor device and manufacturing method thereof
US20040089930A1 (en) Simplified stacked chip assemblies
JP2007243102A (en) Diode chip
CN117174691A (en) Radio frequency module chip and preparation method thereof

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20020228

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: OTICON A/S

17Q First examination report despatched

Effective date: 20090415

RIC1 Information provided on ipc code assigned before grant

Ipc: H01L 23/50 19740701AFI20180315BHEP

Ipc: H04R 25/00 19680901ALI20180315BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20180515

RIC1 Information provided on ipc code assigned before grant

Ipc: H04R 25/00 20060101ALI20180315BHEP

Ipc: H01L 23/50 20060101AFI20180315BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20180926