EP1116208A1 - Unipolar driving of bistable cholesteric liquid crystal display - Google Patents

Unipolar driving of bistable cholesteric liquid crystal display

Info

Publication number
EP1116208A1
EP1116208A1 EP00951381A EP00951381A EP1116208A1 EP 1116208 A1 EP1116208 A1 EP 1116208A1 EP 00951381 A EP00951381 A EP 00951381A EP 00951381 A EP00951381 A EP 00951381A EP 1116208 A1 EP1116208 A1 EP 1116208A1
Authority
EP
European Patent Office
Prior art keywords
signals
preparation
display device
evolution
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP00951381A
Other languages
German (de)
French (fr)
Inventor
Karel E. Kuijk
Lucas J. M. Schlangen
Alexander V. Henzen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP00951381A priority Critical patent/EP1116208A1/en
Publication of EP1116208A1 publication Critical patent/EP1116208A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3622—Control of matrices with row and column drivers using a passive matrix
    • G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0469—Details of the physics of pixel operation
    • G09G2300/0478—Details of the physics of pixel operation related to liquid crystal pixels
    • G09G2300/0482—Use of memory effects in nematic liquid crystals
    • G09G2300/0486—Cholesteric liquid crystals, including chiral-nematic liquid crystals, with transitions between focal conic, planar, and homeotropic states
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking

Definitions

  • the invention relates to a display device comprising a chiral nematic liquid crystal material which is capable of assuming a plurality of states, at least a focal conic state and a planar state of which are stable in the absence of an electric field.
  • Such display devices may be used in, for example, electronic newspapers, GSM telephones, etc.
  • Such cholesteric liquid crystal displays can be driven in a three-phase drive mode.
  • a preparation signal, a selection signal and an evolution signal are consecutively applied to a row electrode.
  • the selection signal data signals are presented to the column electrodes which, together with the row electrodes and the intermediate liquid crystal material, define pixels.
  • Such a drive mode is shown in "Dynamic Drive for Bistable Reflective Cholesteric Displays: A Rapid Addressing Scheme", X.-Y. Huang et al, SID 95 Digest, pp. 347-350.
  • the data signals are orthogonal with respect to the evolution and preparation signals (the frequency of the data signal is half that of the evolution and preparation signals), so that the effective value of the evolution and preparation signals is not disturbed by data signals.
  • the relevant mode is rapid but requires high amplitudes of the signals which may be 35 volts, notably in the preparation phase. Since the mode is based on AC drive, a driving circuit to be used must be able to supply the double voltage, i.e. 70 volts. This is too high for the customary IC technologies (CMOS).
  • CMOS customary IC technologies
  • a display device is characterized in that the display device is provided with drive means for driving the row electrodes with signals from the group of preparation signals, selection signals and evolution signals, and with drive means for driving the column electrodes with data signals in conformity with an image to be displayed, the signals from the group of preparation signals, selection signals, evolution signals and data signals being unipolar with respect to a reference voltage.
  • the amplitudes of the signals from the group of preparation signals, selection signals, evolution signals and data signals are defined by the maximally allowable voltages in the drive ICs. This is, for example, not more than 40 (or 50) volts. When zero volt is chosen for the reference voltage, a 40-volt process (or a 50-volt process) may be used for the drive ICs.
  • Fig. 1 is a diagrammatic cross-section of a light-modulating cell according to the invention, in two different states,
  • Fig. 2 shows diagrammatically the voltage/reflection characteristic for the display device of Fig. 1,
  • Fig. 3 shows a practical embodiment of a display device with a matrix of pixels
  • Figs. 4 to 18 show the variation of the row and column signals for a simplified matrix.
  • the diagrammatic drawings are not drawn to scale.
  • Fig. 1 is a diagrammatic cross-section of a part of a light-modulating cell 1 with a chiral nematic liquid crystal material 2 which is present between two substrates 3, 4 of, for example, glass, provided with electrodes 5, 6.
  • the device comprises orientation layers 9 which orient the liquid crystal material on the inner walls of the substrates.
  • the liquid crystal material has a positive optical anisotropy and a positive dielectric anisotropy.
  • the light-modulating cell has an absorbing layer 10.
  • the chiral nematic liquid crystal material 2 is a mixture of a nematic liquid crystal material having a positive dielectric anisotropy and chiral material which is present in such a quantity that a chiral nematic structure results with a given pitch P.
  • This pitch P is the distance across which the directors of the liquid crystal material undergo a rotation of 360 degrees.
  • the liquid crystal molecules are more or less perpendicularly oriented on a wall of the substrate (or in some cases oriented parallel to this wall).
  • a first stable state now consists of a helix structure having a pitch P (Fig. l a ).
  • the thickness d of the light- modulating cell is several times the pitch P (for example, 6 times, but at least 2 times).
  • n average refractive index
  • the planar structure has such a pitch that it reflects, for example, blue light while a black absorbing background 10 has been chosen. Blue characters against a black background (or the other way around) are then generated with the display device shown.
  • FIG. l b Another stable state which such a chiral nematic liquid crystal material can assume is the focal conic state (Fig. l b ) which is produced after the electrodes 5, 6 are energized with one or more electric voltage pulses of a given value (shown by way of a voltage source 1 1 and a switch 12 in Fig. 1).
  • the helix structure is broken up into pieces which are arbitrarily oriented and in which incident light is no longer (partly) reflected but can reach the absorbing background.
  • the liquid crystal material assumes a third state, referred to as the homeotropic state, i.e. all molecules direct themselves to the field and the light-modulating cell is transparent at all (visible) wavelengths.
  • Fig. 2 shows diagrammatically the voltage/reflection characteristic for the display device of Fig. 1.
  • the zero voltage state is dependent on the history.
  • the planar state is chosen for this purpose, so that the display element reflects blue light with a high reflection value R.
  • V Pf the effective value of the (threshold) voltage
  • the liquid changes over to the focal conic state (curve 1), in which R is substantially zero (the background is visible).
  • Fig. 3 shows an electrical equivalent of a display device 1 to which the invention is applicable. It comprises a matrix of pixels 18 at the location of crossings of m row or selection electrodes 5 and n column or data electrodes 6.
  • the row electrodes are consecutively selected by means of a row driver 16, while the column electrodes are provided with data via a data register 15.
  • incoming data signals 21 are first processed, if necessary, in a processor 14. Mutual synchronization takes place via drive lines 17.
  • Fig. 4 shows a known drive mode (three-phase drive mode). Preparation signals, selection signals and evolution signals are presented (consecutively) to successive rows (k, k+1, k+2). Data signals which are present at the column electrodes define the picture contents of the relevant row during selection.
  • the frequency of the selection signal and the data signal in Fig. 4 is half that of the evolution and preparation signals.
  • the preparation phase does not last too long ( ⁇ 20 msec)
  • a drive IC which drives both rows and columns should have a power supply voltage of at least 70 V so as to be able to generate all these voltages, particularly the peak-to-peak values of the voltage in the preparation phase.
  • all voltages are rendered unipolar (made positive in this example).
  • the preparation voltage is adapted (see Fig. 5) and is now alternately +37 V, - 33 V, +33 V and -37 V (which series is repeated) in the four different units of time ti, t , t 3 , t .
  • the data voltage may be in phase or in opposite phase with the preparation signal.
  • the pixel voltage in the preparation phase is then +40 V, -30 V, +30 V, -40 V in the four different units of time t ⁇ , t 2 , t 3 , t , which corresponds to an effective voltage of 35.35 V, or +34 V, -36 V, +36 V, -34 V, which corresponds to an effective voltage of 35.01 V, which is sufficient to reach the desired reset.
  • the following voltages are added to all rows and columns in a continuous iteration: +3 V, +33 V, +7 V and +37 V, which results in the voltage patterns of Fig. 6.
  • Table 1 shows the values:
  • V ma x is the maximum power supply voltage of the IC, determined by means of the IC process (for example, 40 volts).
  • a prep is the minimally required effective value or amplitude (at a square- wave voltage) of the preparation voltage (for example, 35 volts).
  • a S el is the amplitude of the selection voltage (7 volts in this example).
  • Adata is the amplitude of the data voltage (3 volts in this example).
  • evol is the amplitude of the evolution voltage (25 volts in this example).
  • the frequency of the preparation signal and the evolution signal is twice that of the selection signal. This leads to a high power consumption, notably when writing once, because all row capacitances in the display device must be charged and discharged. This power consumption is decreased when using the signal pattern as is shown in Fig. 7, at which the frequency of the preparation and the evolution signal is half that of the selection signal.
  • two periods are chosen for the selection signal.
  • the frequency of the preparation signal and the evolution signal is now half that of the previous example (at a given selection time of, for example, 1 msec). The power consumption during preparation and evolution has thus decreased by 50%, but the power consumption during selection has increased by 100%.
  • the preparation signal is adapted first, as is shown in Fig. 8.
  • the preparation voltage is thus alternatively +37 V, +33 V, -33 V and -37 V, which corresponds to an effective value of 35.06 V.
  • the following voltages are added to all rows and columns in a continuous iteration: +3 V, +7 V, +33 V and +37 V, which results in the voltage patterns of Fig. 9.
  • Table 2 shows the values. All voltages are again between 0 and 40 V.
  • the voltage jumps at the transition from preparation to selection and at the transition from selection to evolution are reduced, which requires less dissipation.
  • the sequence of different values of the preparation voltage then slightly changes and will be +33 V, +37 V, -37 V, -33 V.
  • the voltages to be added will then be +7 V, +3 V, +37 V and +33 V.
  • Table 2 can generally be written as follows:
  • the power consumption during writing may be further decreased by using only one period of the selection voltage in the selection period.
  • the frequency of the preparation signal and the evolution signal is then a quarter of that of the signal as described with reference to Fig. 4, with a proportionally lower energy consumption, while the energy consumption during writing is the same.
  • the signal pattern is shown in Fig. 10.
  • the preparation signal is again adapted first (Fig. 1 1).
  • the preparation voltage is again alternately +37 V, +33 V, -33 V and -37 V, which corresponds to an effective value of 35.06 V.
  • the following voltages are added to all rows and columns in a continuous iteration: +3 V, +7 V, +33 V and +37 V, which results in the voltage patterns of Fig. 12.
  • Table 3 gives the values.
  • This Table is identical to Table 2; for the more general formulation, a Table with values which are identical to those of Table 2 a applies. All voltages again remain below the maximally allowable voltages in the drive IC . By reversing the phase of the selection signal, and hence of the data signal, in all odd rows, the largest voltage jump which occurs at the transition from preparation phase to selection phase (in Fig. 11) is reduced so that the power consumption is further decreased. The sequence of the different values of the preparation voltage then slightly changes and will be +33 V, +37 V, -33 V, -37 V. The voltages to be added will be +7 V, +3 V, +33 V and +37 V.
  • the examples hitherto particularly relate to writing once.
  • the display of moving images for example video images, can be effected by means of the signals as shown in Fig. 13.
  • the preparation signal and the evolution signal are now already DC signals (unipolar with respect to 0 volt) which are reversed (presented with an inverse signal) in the next frame.
  • the preparation signal is adapted as shown in Fig. 14; it alternately acquires the values +37 V and +33 V.
  • the values +3 V and +7 V are subsequently added to the row and column voltages.
  • the signals thereby obtained are shown in Fig. 15; the associated voltages are stated in Table 4 and in a more general form in Table 4 a .
  • the original signals are shown in Fig. 16 and the adapted signals are shown in Fig. 17.
  • the preparation signal alternately acquires the values -37 V and -33 V.
  • the values +37 V and +33 V are subsequently added to the row and column voltages (see Fig. 18).
  • the associated voltages are stated in Table 5 and in a more general form in Table 5 a .

Landscapes

  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

By adapting the amplitude of pulses in the preparation phase, unipolar driving can be obtained in bistable cholesteric displays, while driving voltages stay within limits of C-MOS technology.

Description

UNIPOLAR DRIVING OF BISTABLE CHOLESTERIC LIQUID CRYSTAL DISPLAY
The invention relates to a display device comprising a chiral nematic liquid crystal material which is capable of assuming a plurality of states, at least a focal conic state and a planar state of which are stable in the absence of an electric field. Such display devices may be used in, for example, electronic newspapers, GSM telephones, etc.
Such cholesteric liquid crystal displays (CLTC displays) can be driven in a three-phase drive mode. A preparation signal, a selection signal and an evolution signal are consecutively applied to a row electrode. During the selection signal, data signals are presented to the column electrodes which, together with the row electrodes and the intermediate liquid crystal material, define pixels. Such a drive mode is shown in "Dynamic Drive for Bistable Reflective Cholesteric Displays: A Rapid Addressing Scheme", X.-Y. Huang et al, SID 95 Digest, pp. 347-350. In the drive mode shown in this document, the data signals are orthogonal with respect to the evolution and preparation signals (the frequency of the data signal is half that of the evolution and preparation signals), so that the effective value of the evolution and preparation signals is not disturbed by data signals. The relevant mode is rapid but requires high amplitudes of the signals which may be 35 volts, notably in the preparation phase. Since the mode is based on AC drive, a driving circuit to be used must be able to supply the double voltage, i.e. 70 volts. This is too high for the customary IC technologies (CMOS).
It is an object of the present invention to provide a solution to this problem. To this end, a display device according to the invention is characterized in that the display device is provided with drive means for driving the row electrodes with signals from the group of preparation signals, selection signals and evolution signals, and with drive means for driving the column electrodes with data signals in conformity with an image to be displayed, the signals from the group of preparation signals, selection signals, evolution signals and data signals being unipolar with respect to a reference voltage. As will be described hereinafter, this is possible by adding different auxiliary voltages to all row and column voltages in different units of time. It will then appear that the amplitudes of the signals from the group of preparation signals, selection signals, evolution signals and data signals are defined by the maximally allowable voltages in the drive ICs. This is, for example, not more than 40 (or 50) volts. When zero volt is chosen for the reference voltage, a 40-volt process (or a 50-volt process) may be used for the drive ICs.
These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.
In the drawings:
Fig. 1 is a diagrammatic cross-section of a light-modulating cell according to the invention, in two different states,
Fig. 2 shows diagrammatically the voltage/reflection characteristic for the display device of Fig. 1,
Fig. 3 shows a practical embodiment of a display device with a matrix of pixels, and
Figs. 4 to 18 show the variation of the row and column signals for a simplified matrix. The diagrammatic drawings are not drawn to scale.
Fig. 1 is a diagrammatic cross-section of a part of a light-modulating cell 1 with a chiral nematic liquid crystal material 2 which is present between two substrates 3, 4 of, for example, glass, provided with electrodes 5, 6. If necessary, the device comprises orientation layers 9 which orient the liquid crystal material on the inner walls of the substrates. In this case, the liquid crystal material has a positive optical anisotropy and a positive dielectric anisotropy. In the example of Fig. 1, the light-modulating cell has an absorbing layer 10. The chiral nematic liquid crystal material 2 is a mixture of a nematic liquid crystal material having a positive dielectric anisotropy and chiral material which is present in such a quantity that a chiral nematic structure results with a given pitch P. This pitch P is the distance across which the directors of the liquid crystal material undergo a rotation of 360 degrees. The liquid crystal molecules are more or less perpendicularly oriented on a wall of the substrate (or in some cases oriented parallel to this wall). A first stable state (the planar state) now consists of a helix structure having a pitch P (Fig. la). The thickness d of the light- modulating cell is several times the pitch P (for example, 6 times, but at least 2 times).
The planar state has the property that, of light having a wavelength in a band round λ = n.P (n: average refractive index), it reflects that direction of polarization whose polarization rotates with the helix. In the device of Fig. 1, such a liquid is chosen that the planar structure has such a pitch that it reflects, for example, blue light while a black absorbing background 10 has been chosen. Blue characters against a black background (or the other way around) are then generated with the display device shown.
Another stable state which such a chiral nematic liquid crystal material can assume is the focal conic state (Fig. lb) which is produced after the electrodes 5, 6 are energized with one or more electric voltage pulses of a given value (shown by way of a voltage source 1 1 and a switch 12 in Fig. 1). As it were, the helix structure is broken up into pieces which are arbitrarily oriented and in which incident light is no longer (partly) reflected but can reach the absorbing background. At a high voltage across the light-modulating cell, the liquid crystal material assumes a third state, referred to as the homeotropic state, i.e. all molecules direct themselves to the field and the light-modulating cell is transparent at all (visible) wavelengths. Dependent on the drive voltage and the switching speed, the light-modulating cell switches from this state to the planar or the focal conic state. Fig. 2 shows diagrammatically the voltage/reflection characteristic for the display device of Fig. 1. The zero voltage state is dependent on the history. By way of illustration, the planar state is chosen for this purpose, so that the display element reflects blue light with a high reflection value R. For a pulse having an effective value of the (threshold) voltage VPf, the liquid changes over to the focal conic state (curve 1), in which R is substantially zero (the background is visible). When the effective voltage of the pulse is further increased, from V0ff the reflection increases to a high value. If the liquid is in the focal conic state at 0 volt, the increase of reflection starts at a slightly higher effective voltage V'0fr (curve 2) and reaches the high reflection at Von. Intermediate reflection levels, which are, however, not unambiguously defined, are possible in the transition range V0frVon- By erasing, as it were, the display device (or a line thereof) prior to each selection (writing information), for example, via the homeotropic state (with one or more pulses), and in the so-called preparation phase, it is achieved that the curves (1), (2) coincide so that V0ff and Von are unambiguously fixed. V0fr and Von are defined in this case by the voltage/reflection characteristic (for example, 1% and 99% of the maximum reflection), but, if necessary, may be defined differently (for example, 5% and 95% of the maximum reflection).
Fig. 3 shows an electrical equivalent of a display device 1 to which the invention is applicable. It comprises a matrix of pixels 18 at the location of crossings of m row or selection electrodes 5 and n column or data electrodes 6. The row electrodes are consecutively selected by means of a row driver 16, while the column electrodes are provided with data via a data register 15. To this end, incoming data signals 21 are first processed, if necessary, in a processor 14. Mutual synchronization takes place via drive lines 17.
The drive of such a display device will be described hereinafter with reference to Figs. 5 to 18. Starting from an AC drive, the signals are rendered unipolar. While this is done with reference to an embodiment with current values for the voltages, a more abstract derivation is given parallel thereto, which relates the drive voltages to the voltages to be maximally used in the drive ICs.
Fig. 4 shows a known drive mode (three-phase drive mode). Preparation signals, selection signals and evolution signals are presented (consecutively) to successive rows (k, k+1, k+2). Data signals which are present at the column electrodes define the picture contents of the relevant row during selection. The frequency of the selection signal and the data signal in Fig. 4 is half that of the evolution and preparation signals. The amplitude of the selection voltage is, for example, Vseι = 7 V, that of the data voltage V ata = 3 V, so that the pixel voltage in the "on" state is 10 V and in the "off state is 4 V. In order that the preparation phase does not last too long (< 20 msec), the amplitude in this phase must be Vprep = 35 V. The amplitude in the evolution phase is, for example, Vev0ι = 25 V. A drive IC which drives both rows and columns should have a power supply voltage of at least 70 V so as to be able to generate all these voltages, particularly the peak-to-peak values of the voltage in the preparation phase.
According to the invention, all voltages are rendered unipolar (made positive in this example). The preparation voltage is adapted (see Fig. 5) and is now alternately +37 V, - 33 V, +33 V and -37 V (which series is repeated) in the four different units of time ti, t , t3, t . The data voltage may be in phase or in opposite phase with the preparation signal. Dependent thereon, the pixel voltage in the preparation phase is then +40 V, -30 V, +30 V, -40 V in the four different units of time t\, t2, t3, t , which corresponds to an effective voltage of 35.35 V, or +34 V, -36 V, +36 V, -34 V, which corresponds to an effective voltage of 35.01 V, which is sufficient to reach the desired reset. In the four different units of time ti, t2, t3, t4, the following voltages are added to all rows and columns in a continuous iteration: +3 V, +33 V, +7 V and +37 V, which results in the voltage patterns of Fig. 6. Table 1 shows the values:
Table 1
It will be apparent from the Figure and the Table that all drive voltages are now positive and sufficiently low (not more than 40 V) in this example, so that a drive IC can be used which is made by means of a so-called 40-Volt process.
More generally, we can write for the voltages in Table 1 :
Table Ϋ
In this Table:
Vmax is the maximum power supply voltage of the IC, determined by means of the IC process (for example, 40 volts).
A prep is the minimally required effective value or amplitude (at a square- wave voltage) of the preparation voltage (for example, 35 volts).
ASel is the amplitude of the selection voltage (7 volts in this example).
Adata is the amplitude of the data voltage (3 volts in this example). evol is the amplitude of the evolution voltage (25 volts in this example). In the example described above, the frequency of the preparation signal and the evolution signal is twice that of the selection signal. This leads to a high power consumption, notably when writing once, because all row capacitances in the display device must be charged and discharged. This power consumption is decreased when using the signal pattern as is shown in Fig. 7, at which the frequency of the preparation and the evolution signal is half that of the selection signal. To cause the preparation signals on the different rows to be in phase with each other and with the evolution signals, two periods are chosen for the selection signal. The frequency of the preparation signal and the evolution signal is now half that of the previous example (at a given selection time of, for example, 1 msec). The power consumption during preparation and evolution has thus decreased by 50%, but the power consumption during selection has increased by 100%.
Similarly as in the first example, the preparation signal is adapted first, as is shown in Fig. 8. The preparation voltage is thus alternatively +37 V, +33 V, -33 V and -37 V, which corresponds to an effective value of 35.06 V. In the four different units of time tl s t2, t3, U, the following voltages are added to all rows and columns in a continuous iteration: +3 V, +7 V, +33 V and +37 V, which results in the voltage patterns of Fig. 9. Table 2 shows the values. All voltages are again between 0 and 40 V.
Table 2
By reversing the phase of the selection signal (and also that of the data signal), the voltage jumps at the transition from preparation to selection and at the transition from selection to evolution are reduced, which requires less dissipation. The sequence of different values of the preparation voltage then slightly changes and will be +33 V, +37 V, -37 V, -33 V. The voltages to be added will then be +7 V, +3 V, +37 V and +33 V.
Table 2 can generally be written as follows:
Table 2a
The power consumption during writing may be further decreased by using only one period of the selection voltage in the selection period. The frequency of the preparation signal and the evolution signal is then a quarter of that of the signal as described with reference to Fig. 4, with a proportionally lower energy consumption, while the energy consumption during writing is the same. The signal pattern is shown in Fig. 10. By causing the phases of the preparation signal at the evolution signal to start alternately with a negative and a positive half period, the preparation signals at the different rows are again in phase with each other and with the evolution signals.
Now, the preparation signal is again adapted first (Fig. 1 1). The preparation voltage is again alternately +37 V, +33 V, -33 V and -37 V, which corresponds to an effective value of 35.06 V. In the four different units of time tj, t2, t3, t , the following voltages are added to all rows and columns in a continuous iteration: +3 V, +7 V, +33 V and +37 V, which results in the voltage patterns of Fig. 12. Table 3 gives the values.
Table 3
This Table is identical to Table 2; for the more general formulation, a Table with values which are identical to those of Table 2a applies. All voltages again remain below the maximally allowable voltages in the drive IC . By reversing the phase of the selection signal, and hence of the data signal, in all odd rows, the largest voltage jump which occurs at the transition from preparation phase to selection phase (in Fig. 11) is reduced so that the power consumption is further decreased. The sequence of the different values of the preparation voltage then slightly changes and will be +33 V, +37 V, -33 V, -37 V. The voltages to be added will be +7 V, +3 V, +33 V and +37 V.
The examples hitherto particularly relate to writing once. The display of moving images, for example video images, can be effected by means of the signals as shown in Fig. 13. The preparation signal and the evolution signal are now already DC signals (unipolar with respect to 0 volt) which are reversed (presented with an inverse signal) in the next frame. To render all signals unipolar with respect to 0 volt, the preparation signal is adapted as shown in Fig. 14; it alternately acquires the values +37 V and +33 V. In every two consecutive units of time, the values +3 V and +7 V are subsequently added to the row and column voltages. The signals thereby obtained are shown in Fig. 15; the associated voltages are stated in Table 4 and in a more general form in Table 4a.
Table 4
Table 4a
For the next frame, the original signals are shown in Fig. 16 and the adapted signals are shown in Fig. 17. The preparation signal alternately acquires the values -37 V and -33 V. In every two consecutive units of time, the values +37 V and +33 V are subsequently added to the row and column voltages (see Fig. 18). The associated voltages are stated in Table 5 and in a more general form in Table 5 a.
Table 5
Table 5a
All voltages now also have an (absolute) value below Vmax again.
The protective scope of the invention is not limited to the embodiments described. The invention resides in each and every novel characteristic feature and each and every combination of characteristic features. Reference numerals in the claims do not limit the protective scope of the claims. Use of the word "comprise" and its conjugations does not exclude the presence of elements other than those mentioned in the claims. Use of the word "a" or "an" preceding an element does not exclude the presence of a multitude of such elements.

Claims

CLAIMS:
1. A display device comprising a chiral nematic liquid crystal material which is capable of assuming a plurality of states, at least a focal conic state and a planar state of which are stable in the absence of an electric field, characterized in that the display device is provided with drive means for driving the row electrodes with signals from the group of preparation signals, selection signals and evolution signals, and with drive means for driving the column electrodes with data signals in conformity with an image to be displayed, the signals from the group of preparation signals, selection signals, evolution signals and data signals being unipolar with respect to a reference voltage.
2. A display device as claimed in claim 1, provided with at least a drive IC, characterized in that the amplitudes of the signals from the group of preparation signals, selection signals, evolution signals and data signals are defined by the maximally allowable voltages in the drive IC.
3. A display device as claimed in claim 1 or 2, characterized in that the amplitude of the signals from the group of preparation signals, selection signals, evolution signals and data signals is not more than 40 volts.
4. A display device as claimed in claim 1, 2 or 3, characterized in that the reference voltage is zero volt.
5. A display device as claimed in claim 1, 2 or 3, characterized in that a preparation signal for a row electrode comprises a plurality of sub-signals of different amplitudes.
6. A display device as claimed in claim 1 , 2 or 3, characterized in that an evolution signal for a row electrode comprises a plurality of sub-signals of different amplitudes.
7. A display device as claimed in claim 5 or 6, characterized in that a selection signal for an address electrode comprises a plurality of sub-signals of different amplitudes.
8. A display device as claimed in claim 1, 2 or 3, characterized in that the preparation signals have the same amplitude during a frame period.
EP00951381A 1999-07-21 2000-07-13 Unipolar driving of bistable cholesteric liquid crystal display Withdrawn EP1116208A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP00951381A EP1116208A1 (en) 1999-07-21 2000-07-13 Unipolar driving of bistable cholesteric liquid crystal display

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
EP99202395 1999-07-21
EP99202395 1999-07-21
EP99203621 1999-11-03
EP99203621 1999-11-03
PCT/EP2000/006684 WO2001008130A1 (en) 1999-07-21 2000-07-13 Unipolar driving of bistable cholesteric liquid crystal display
EP00951381A EP1116208A1 (en) 1999-07-21 2000-07-13 Unipolar driving of bistable cholesteric liquid crystal display

Publications (1)

Publication Number Publication Date
EP1116208A1 true EP1116208A1 (en) 2001-07-18

Family

ID=26153348

Family Applications (1)

Application Number Title Priority Date Filing Date
EP00951381A Withdrawn EP1116208A1 (en) 1999-07-21 2000-07-13 Unipolar driving of bistable cholesteric liquid crystal display

Country Status (5)

Country Link
EP (1) EP1116208A1 (en)
JP (1) JP2003505742A (en)
KR (1) KR20010099652A (en)
CN (1) CN1322338A (en)
WO (1) WO2001008130A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100592237B1 (en) * 2001-12-27 2006-06-23 삼성에스디아이 주식회사 Driving method of cholesteric liquid crystal display panel using R.M.S voltage
JP3891018B2 (en) 2002-02-18 2007-03-07 コニカミノルタホールディングス株式会社 Method for driving liquid crystal display element, driving device and liquid crystal display device
CN1256614C (en) * 2002-12-26 2006-05-17 温景梧 Cholesteric liquid crystal display device with nematic characteristics
TWI298864B (en) 2003-04-18 2008-07-11 Himax Tech Inc Driving method fro cholesteric texture liquid crystal display
CN101458910B (en) * 2003-09-04 2012-09-05 富士通株式会社 Driving method for display element using cholesteric liquid crystal
CN100362556C (en) * 2004-01-18 2008-01-16 奇景光电股份有限公司 driving method for cholesteric liquid crystal display
JP4313702B2 (en) * 2004-03-11 2009-08-12 ナノックス株式会社 Liquid crystal display element and driving method thereof
US8269801B2 (en) 2008-09-24 2012-09-18 3M Innovative Properties Company Unipolar gray scale drive scheme for cholesteric liquid crystal displays

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0108130A1 *

Also Published As

Publication number Publication date
JP2003505742A (en) 2003-02-12
KR20010099652A (en) 2001-11-09
CN1322338A (en) 2001-11-14
WO2001008130A1 (en) 2001-02-01

Similar Documents

Publication Publication Date Title
CN1154001C (en) Fast addressing of bistable liquid crystal displays
US5644330A (en) Driving method for polymer stabilized and polymer free liquid crystal displays
KR20000069992A (en) Apparatus for and method of driving a cholestric liquid crystal flat panel display with initial setting into the nematic state
KR20020080328A (en) Method of driving display device, drive circuit, display device, and electronic device
US6703995B2 (en) Bistable chiral nematic liquid crystal display and method of driving the same
JPWO2009050778A1 (en) Display device having dot matrix type display element
US6731261B2 (en) Display device
EP1116208A1 (en) Unipolar driving of bistable cholesteric liquid crystal display
US20080291187A1 (en) Drive method and display device of display element
JPH11258573A (en) Method and device for driving liquid crystal display element
KR100404486B1 (en) Driving method for display device, driving circuit, display device, and electronic apparatus
JP5005039B2 (en) Display device having simple matrix display element and simple matrix driver
JPS6244247B2 (en)
JP3705436B2 (en) Display device and display method, and liquid crystal drive circuit and liquid crystal drive method
US6961036B2 (en) Single polar driving method for cholesteric liquid crystal displays
JP2002040391A (en) Cholesteric liquid crystal display device
JP4470096B2 (en) Display device and display method, and liquid crystal drive circuit and liquid crystal drive method
KR960014496B1 (en) Driving method of strong dielectric liquid crystal panel
KR100296835B1 (en) Addressed ferroelectric liquid crystal display
US20020093471A1 (en) Display device
JPH0431373B2 (en)
KR920007127B1 (en) Method for driving a liquid crystal optical apparatus
JP2849741B2 (en) Ferroelectric electro-optic element
JP2005265869A (en) Liquid crystal display device
JPS6170530A (en) Driving method of liquid crystal element

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

17P Request for examination filed

Effective date: 20010801

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20030525

RBV Designated contracting states (corrected)

Designated state(s): DE FR GB NL